Abstract Clock-based Approaches in the Programming, Design and Analysis of Embedded Systems

> Abdoulaye GAMATIÉ LIRMM/CNRS, Montpellier abdoulaye.gamatie@lirmm.fr



Embedded applications



- smart & data-intensive: high #functions, data amounts
- real-time: time-bounded reactivity w.r.t. environment

Multi-Processor System-on-Chip (MPSoC)



- Parallel and distributed implementations of applications
- Execution correctness, performance an energy-efficiency

Rational for high-level design approach

Fast, easy, costless and relevant design for multi-clock and data-intensive applications with high-level concepts



Outline

Polychrony and Signal programming

Clock Constraint Specification Language (CCSL)

Abstract clock-based design analysis for MPSoCs

Outline

Polychrony and Signal programming

Clock Constraint Specification Language (CCSL)

Abstract clock-based design analysis for MPSoCs

▲□> ▲圖> ▲目> ▲目> 目 のQC

Multi-clocked systems

Globally Asynchronous Locally Synchronous



Polychronous design

Non monolithic vision of system design

- No need to design a priori a global common clock: different activation clocks
- Partially ordered events
- Component-oriented (incremental) design
- ► Non determinism: beyond the system, its environment

Polychronous formalisms

Signal (around 1981)

- ► IRISA/Inria Rennes (France)
- Polychrony

(http://www.irisa.fr/espresso/Polychrony)

Polychronous formalisms

Signal (around 1981)

- ► IRISA/Inria Rennes (France)
- Polychrony (http://www.irisa.fr/espresso/Polychrony)

Clock Constraint Specification Language – CCSL (around 2006)

- I3S/Inria Sophia-Antipolis (France)
- TimeSquare (http://timesquare.inria.fr)

- ◆ □ ▶ ◆ ■ ▶ ◆ ■ ◆ ● ◆ ● ◆ ● ◆ ●

・ロト・日本・モート・ロー うへで

Polychronous formalisms

Signal (around 1981)

- ► IRISA/Inria Rennes (France)
- Polychrony (http://www.irisa.fr/espresso/Polychrony)

Clock Constraint Specification Language – CCSL (around 2006)

- ► I3S/Inria Sophia-Antipolis (France)
- TimeSquare (http://timesquare.inria.fr)

Multi-Rate Instantaneous Channel connected Data Flow – MRICDF (around 2008)

- Virginia Tech (Blacksburg, USA)
- EmCodeSyn (http://www.fermat.ece.vt.edu)

PROGRAMMING CONCEPTS OF SIGNAL

Polychrony at a glance

- A formal design model for multi-clocked systems such as GALS [Le Guernic et al.'03]: polychronous¹ model
- Logical time, as in other synchronous languages
- ► SIGNAL language
- Polychrony (academic) environment (http://www.irisa.fr/espresso/Polychrony)
 - ► GUI for modeling/specifying/programming in SIGNAL
 - Compiler
 - Connection to the Sigali tool
 - ► ...
- RT-Builder (commercial) environment of the Geensoft spin-off of Dassault Syst. (http://www.geensoft.com)

The SIGNAL language (cont'd)

Basic notions

▶ signal x: infinite series of typed values $(x_t)_{t \in \mathbb{N}}$



The SIGNAL language

Basic notions

▶ signal x: infinite series of typed values $(x_t)_{t \in \mathbb{N}}$

	t_0	t_1	t_2	t ₃	t_4	t_5	
<i>x</i> :	1	5	\perp	6	\perp	0	

- absence of events: \perp
- constant signals: series of identical values
- usual data types: boolean, integer, real, complex, char, string, etc.
- > pure events: event (sub-type of boolean)

・ロト (個) (王) (王) (王) (の)

The SIGNAL language (cont'd)

Basic notions

▶ signal x: infinite series of typed values $(x_t)_{t \in \mathbb{N}}$



Abstract clock of a signal: ^x (instants of presence)

The SIGNAL language (cont'd)

Basic notions

▶ signal x: infinite series of typed values $(x_t)_{t \in \mathbb{N}}$

	t_0	t_1	t_2	t ₃	t_4	t_5	
<i>x</i> :	1	5	\perp	6	\perp	0	

- Abstract clock of a signal: \hat{x} (instants of presence)
- Synchronous signals: x ^= y (same clock)

The SIGNAL language (cont'd)

Basic notions

▶ signal x: infinite series of typed values $(x_t)_{t \in \mathbb{N}}$

	t_0	t_1	t_2	t ₃	t_4	t_5	
<i>x</i> :	1	5	\perp	6	\perp	0	

- Abstract clock of a signal: ^x (instants of presence)
- Synchronous signals: x ^= y (same clock)
- Process: system of equations expressing functional and temporal relations between signals.

Exercise...

Which scenarios denote synchronous signals?

$\begin{array}{ccc} x : & \perp \\ y : & \perp \end{array}$	5 ⊥	$^{\perp}_{5}$	\perp	4 ⊥	2 4	0 2	$\stackrel{\perp}{_{0}}$	
$x: \perp$	5	\perp	\perp	4	2	0	\perp	
<i>y</i> : ⊥	5	\perp	\perp	4	2	0	\perp	
x: ⊥	5	\perp	1	4	2	0	1	
<i>y</i> : ⊥	3		1	1	9	8	1	
<i>x</i> : ⊥	5	-7	\perp	4	2	0	\perp	
<i>y</i> : ⊥	3	\perp	\perp	1	9	8	\perp	

Basic operators on signals

Instantaneous functions/relations: z := x+ y

$$(\forall t \in \mathbb{N}) z_t = \begin{cases} \perp & \text{if } x_t = y_t = \perp \\ x_t + y_t & \text{else} \end{cases}$$

$x: \perp$	5	\perp	\perp	4	2	0	\perp	
y: ⊥	3	\perp	\perp	1	9	8	\perp	
<i>z</i> : ⊥	8	\perp	\perp	5	11	8	\perp	

◆□▶ <個▶ < E▶ < E▶ E のQ@</p>

Basic operators on signals

Instantaneous functions/relations: z := x+ y

$$(\forall t \in \mathbb{N}) \ z_t = \left\{ egin{array}{cc} \bot & ext{if} \ x_t = y_t = \bot \\ x_t + y_t & ext{else} \end{array}
ight.$$

x: ⊥	5	\perp	\perp	4	2	0	\perp	
y: ⊥	3	\perp	\perp	1	9	8	\perp	
<i>z</i> : ⊥	8	\perp	\perp	5	11	8	\perp	

- ▶ Delay: y := x \$ 1 init 3.14
 - $\quad (\forall t \in \mathbb{N}) \quad x_t = \perp \quad \Leftrightarrow y_t = \perp$
 - $(\exists t_i \in \mathbb{N}) \quad x_{t_i} \neq \perp \quad \Rightarrow y_{t_0} = 3.14, \quad (\forall t_i > 0) \quad y_{t_{i+1}} = x_{t_i}$

x :	1.7	\perp	2.5	\perp	\perp	6.5	2.4	
y :	3.14	\perp	1.7	\perp	\perp	2.5	6.5	

▲□▶ ▲圖▶ ▲≣▶ ▲≣▶ 三 少へ⊙

Basic operators on signals

- ▶ Undersampling: y := x when b
 - Extracts elements from $(x_t)_{t\in\mathbb{N}}$, at instants where b is true - $\mathbf{\hat{y}} = \mathbf{\hat{x}} \cap [\mathbf{b}]$

<i>x</i> :	5	\perp	4	8	7	3	\perp	
<i>b</i> :	tt	ff	\perp	ff	tt	\perp	tt	
<i>y</i> :	5	\perp	\perp	\perp	7	\perp	\perp	

- ▶ Merging: y := u default v
 - Deterministic functional merging of series (u_t)_{t∈ℕ} and (v_t)_{t∈ℕ}
 $\hat{y} = \hat{u} \cup \hat{v}$

	u :	5	\perp	4	8	\perp	\perp	3	
	v :	1	7	\perp	2	\perp	0	1	
-	y :	5	7	4	8	\perp	0	3	

Basic operators on signals

- ► Undersampling: y := x when b
 - Extracts elements from $(x_t)_{t \in \mathbb{N}}$, at instants where b is true
 ŷ = x̂ ∩ [b]

<i>x</i> :	5	\perp	4	8	7	3	\perp	
<i>b</i> :	tt	ff	\perp	ff	tt	\perp	tt	
y :	5	\perp	\perp	\perp	7	\perp	\perp	

◆□▶ ◆舂▶ ◆≧▶ ◆≧▶ ≧ ∽��♡

Exercises...

Discuss the correctness of the following statements:

- 1. A signal is necessarily present whenever it holds a value different from $\bot.$
- 2. A constant signal is always present.
- 3. When a signal becomes absent, it implicitly keeps its previously carried value.
- 4. A signal of event type and a signal of boolean type are exactly the same.
- 5. The abstract clock of a signal defines the set of instants at which the signal occurs.
- **6.** SIGNAL assumes a reference clock that enables to always decide the presence/absence of any defined signal.

Exercises...

- In the expression s_n := R(s₁,...,s_{n-1}) where R is an instantaneous relation, if the signal s₁ is absent while all other arguments of R are present, s_n is calculated by considering some default value depending on the type of s₁.
- In the expression s₂ := s₁ \$ 1 init c, the signal s₂ may occur with the latest value of s₁ while s₁ is absent.
- 3. In the expression $s_3 := s_1$ default s_2 , the signals s_1 and s_2 must have exclusive clocks.
- 4. In the expression $s_3 := s_1$ or s_2 ,
 - \triangleright s₃ is true when s₁ is true and s₂ is absent;
 - \triangleright s₃ is true when s₁ is true and s₂ is false;
 - \triangleright s₃ is false when s₁ is absent and s₂ is false;
 - \triangleright s₃ is false when s₁ is absent and s₂ is absent.
 - \triangleright s₃ is absent when s₁ is absent and s₂ is absent.

◆□▶ ◆圖▶ ◆臣▶ ◆臣▶ 臣 - ∽��

Basic operators on processes

- Composition: u := x + y | z := u when b
 - Union of systems of equations (*static single assignment*)
 - P and Q communicate via their common signals

<i>x</i> :	\perp	5	\perp	\perp	4	2	0	\perp	
y :	\perp	3	\perp	\perp	1	9	9	\perp	
<u>u</u> :	1	8	1	\perp	5	11	9	\perp	
b :	tt	ff	\perp	ff	tt	\perp	tt	\perp	
<i>z</i> :	\perp	\perp	\perp	\perp	5	\perp	9	\perp	

- + ロ + + 個 + + 画 + ・ 画 - わらぐ

Basic operators on processes

- Composition: u := x + y | z := u when b
 - Union of systems of equations (*static single assignment*)
 - P and Q communicate via their common signals

	<i>x</i> :	\perp	5	\perp	\perp	4	2	0	\perp	
	y :	\perp	3	\perp	\perp	1	9	9	\perp	
	u :	\perp	8	1	1	5	11	9	\perp	
l	Ь:	tt	ff	\perp	ff	tt	\perp	tt	\perp	
	<i>z</i> :	\perp	\perp	\perp	\perp	5	\perp	9	\perp	
	u: b: z:	$\stackrel{\perp}{tt}$	8 ff ⊥		⊥ ff ⊥	5 <i>tt</i> 5	11 ⊥ ⊥	9 <i>tt</i> 9		

- ▶ Hiding (local declaration): P where u
 - Restricts the visibility scope of signal u to P

<i>x</i> :	\perp	5	\perp	\perp	4	2	0	\perp	
y :	\perp	3	\perp	\perp	1	9	9	\perp	
Ь:	tt	ff	\perp	ff	tt	\perp	tt	\perp	
z :	\perp	\perp	\perp	\perp	5	\perp	9	\perp	

< ロ > < 母 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < 国 > < G > < G > < G > < G > < G > < G > < G > < G > < G > < G > < G > < G > < G > < G > < G > < G > < G > < G > < G > < G > < G > < G > < G > < G > < G > < G > < G > < G > < G > < G > < G > < G > < G > < G > < G > < G > < G > < G > < G > < G > < G > < G > < G > < G > < G > < G > < G > < G > < G > < G > < G > < G >

process <IDENTIFIER> = %<SOME_COMMENTS>%

- {<STATIC_PARAMETERS>;}
 (? <INPUT_PARAMETERS>;)
- (: (INIOI_I ANAMETERO);

Syntactic elements: program/process

- ! <OUTPUT_PARAMETERS>;)
 (| <EQUATION_1>
- | ...
- <EQUATION_K>
- | (| <EQUATION_K1>
- | ...
- | <EQUATION_Kp>
- |) | <EQUATION_N>
- | ...

17

```
where
    <LOCAL_DECLARATIONS>;
```

end;

Example: a counter modulo N

```
process COUNTER_N =
  {integer N;}
  (? event tick;
  ! integer cnt; )
  (| cnt ^= tick
  | cnt := (0 when reset) default cnt_pre + 1
  | cnt_pre := cnt $ 1 init 0
  | reset := true when (cnt_pre = N-1)
  |)
  where
   integer cnt_pre; event reset;
end;%COUNTER_N%
```

tick :	tt	tt	tt	\perp	tt	tt	\perp	tt	tt	
cnt :	1	2	0	\perp	1	2	\perp	0	1	
cnt_pre :	0	1	2	\perp	0	1	\perp	2	0	

◆□→ ◆□→ ◆三→ ◆三→ 三 - のへで

Exercises...

- Define a process Sum in which on each occurrence of its unique input i of real type, the sum of occurred values of i until now is computed in the output signal s.
- Define a process Average in which on each occurrence of its unique input i of real type, the average of occurred values of i until now is computed in the output signal avg.

◆□ → <個 → < E → < E → E → のへで</p>

Exercises... (cont'd)

- Given a constant parameter N of integer type, define a process AverageN in which on each occurrence of its unique input i of real type, the average of the N previous values² of i from now is computed in the output signal avg.
- 2. Let i be a positive integer signal. Define a signal max in a process Maximum, which takes at the current logical instant the most recent maximum value held by i.

Clock-oriented specifications

Extended constructs for clock manipulation

- Set operations on clocks
 - Empty/null clock: ^0
 - Union (upper bound): x1 + x2
 - Intersection (lower bound): x1 ^* x2
 - Relative complement (difference): x1 ^- x2

Clock-oriented specifications

Extended constructs for clock manipulation

- Set operations on clocks
 - Empty/null clock: ^0
 - Union (upper bound): x1 ^+ x2
 - Intersection (lower bound): x1 ^* x2
 - ▶ Relative complement (difference): x1 ^- x2
- Clock comparison
 - ► Inferiority: x1 ^< x2
 - Superiority: x1 $^>$ x2
 - Exclusion: x1 ^# x2
 - Equality: x1 $^{=}$ x2
- Set of instants at which a condition holds: when c

◆□→ ◆聞→ ◆国→ ◆国→ □国 →のへぐ

Exercise...

- Let s1 and s2 be two signals of any type and independent from each other. Define a signal present of event type that occurs whenever s1 and s2 are present at the same time.
- What about the following expression as a solution:

s1 and s2?

▲□▶ ▲圖▶ ▲≣▶ ▲≣▶ 三 のへで

Program analysis with a compiler

Usual compilation functionality: syntax, type, etc.

Clock calculus based on a Boolean abstraction

- clock exclusion: mutual exclusion
- empty clock: absence of reaction, or undesired events
- clock hierarchy (inclusion): structuring of statements
- synthesis of a master clock from a program: determinism

(Clocked-) Data-dependency analysis

absence of dependency cycles (deadlocked behavior)

STATIC ANALYSIS AND COMPILATION IN POLYCHRONY

Clock analysis

What happens with the following program?

```
process P1 =
  ( ? integer s1;
   ! integer s2, s3, s4; )
  (| s2 := s1 when (s1 > 0)
   | s3 := s1 when not (s1 > 0)
   | s4 := s2 + s3
   |);
```

Clock analysis

What happens with the following program³?

```
process P2 =
  ( ? dreal s2, s4;
    ! dreal s1, s3; )
  (| s3 := sin(s1) + s2
    | s1 := s4 default s3
    |);
```

Automatic code generation

Clock inclusion hierarchy for efficient control-flow (beyond data-dependency analysis)



Automatic code generation

Clock inclusion hierarchy for efficient control-flow (beyond data-dependency analysis)

³dreal type denotes real double precision



Endochronous versus exochronous programs

Automatic code generation

Clock inclusion hierarchy for efficient control-flow (beyond data-dependency analysis)



Automatic code generation

Clock inclusion hierarchy for efficient control-flow (beyond data-dependency analysis)



◆□▶ ◆圖▶ ◆臣▶ ◆臣▶ 臣 - の�?

Data dependency analysis

What happens with the following program?

```
process P3 =
  ( ? dreal s2, s4;
    ! dreal s1, s3; )
  (| s3 := sin(s1) + cos(s2)
    | tmp := s3 / 3.14
    | s1 := tmp * tmp
    |)
  where
    dreal tmp;
end;
```

A DEMO ON C CODE GENERATION?

Other facilities of Polychrony

Design libraries and model-checking

Sigali tool: verification (model-checking) of reactive systems
and discrete controller synthesis (http:
//www.irisa.fr/vertecs/Softwares/sigali.html)

APEX-ARINC 653 library: for integrated modular avionics



Avionic application design, real-time java code re-engineering

< ロ > < 個 > < 重 > < 重 > < 重 > の へ ()

Environment front-end



Bibliographic notes

- Paul Le Guernic, Jean-Pierre Talpin, and Jean-Christophe Le Lann. Polychrony for system design. Journal for Circuits, Systems and Computers, Special Issue on Application Specific Hardware Design, World Scientific, April 2003
- A Gamatié "Designing Embedded Systems with the SIGNAL Programming Language", (260 pages). Springer NY editor, 2010.
- Paul Le Guernic and Thierry Gautier. Data-Flow to von Neumann: the Signal approach. In Advanced Topics in Data-Flow Computing, J.-L. Gaudiot and L. Bic, Eds, Prentice-Hall, 1991, 413-438

Outline

Polychrony and Signal programming

Clock Constraint Specification Language (CCSL)

Abstract clock-based design analysis for MPSoCs

Clock Constraint Specification Language

UML/Marte standard modeling profile: Modeling and Analysis of Real-Time and Embedded systems

Semantic issues related to time: CCSL brings a formal foundation, with suitable expressivity

Temporal behavior modeling and reasoning

- causal relations between events
- polychronous
- partially ordered events

▲□ → ▲圖 → ▲ 重 → ▲ 重 → のへぐ

・ロト・日本・ キョン・ヨン シックの

CCSL

Basic notons: logical clocks and instant relations



CLOCK CONSTRAINT SPECIFICATION

LANGUAGE: BASIC NOTIONS

CCSL: clock relations

Coincidence relation: c1 equals to c2



CCSL: clock relations

Clock containment: c2 is a sub-clock of c1



<ロ> < //>

◆□ ▶ <個 ▶ < E ▶ < E ▶ E のQ @</p>

CCSL: clock relations

Infinitely many precedence relations: c2 precedes c1



CCSL: clock relations

Instant alternation



CCSL: clock relations

Periodicity: c2 is periodic on c1



EXAMPLE OF SPECIFICATION



◆□▶ ◆母▶ ◆臣▶ ◆臣▶ 臣 - のへぐ

Downscaling transformation

Intuitive description



A downscaling application model

Functional specification



Mapped downscaling application



Allocation specification on a platform

◆□>
◆□>
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●

Mapped downscaling application



Capture by abstract clock relations

Mapped downscaling application

Frequency and rate constraint specification



Basic clock specification

Definition of a clock type, named "ActivationClock"



Clock constraints for downscaling



Bibliographic notes

- Charles André. Syntax and Semantics of the Clock Constraint Specification Language (CCSL). Rapport de recherche INRIA, No 6925, 2009.
- Charles André, Frédéric Mallet, Robert de Simone. Modeling Time(s). In 10th Int. Conf on Model Driven Engineering Languages and Systems (MODELS '07), LNCS, Pages 559-573, Nashville, TN, USA, Septembre 2007.
- Calin Glitia, Julien Deantoni, Frédéric Mallet, Jean-Vivien Millo, Pierre Boulet, Abdoulaye Gamatié. Progressive and explicit refinement of scheduling for multidimensional data-flow applications using uml marte. Design Automation for Embedded Systems, Springer, 2012, 16 (2), pp. 137-169.

Design analysis with TimeSquare



Outline

Polychrony and Signal programming

Clock Constraint Specification Language (CCSL)

Abstract clock-based design analysis for MPSoCs

MPSoC design challenges

Cost-effective and safe design for adaptive MPSoCs

MPSoC design challenges

Cost-effective and safe design for adaptive MPSoCs

Hardware Platform **Application Software** PE1 Interconnect В С PE3

◆□▶ <個▶ < ≧▶ < ≧▶ = 差 のQ@</p>

PE2

MPSoC design challenges

Cost-effective and safe design for adaptive MPSoCs





MPSoC design challenges

Cost-effective and safe design for adaptive MPSoCs



Design Issue for adaptive MPSoCs

Identifying efficient application-architecture mappings, w.r.t. adaptive behaviors: frequencies, task migration...

MPSoC design challenges

Cost-effective and safe design for adaptive MPSoCs



Design Issue for adaptive MPSoCs

Identifying **efficient application-architecture mappings**, w.r.t. adaptive behaviors: frequencies, task migration...

◆□▶ ◆圖▶ ◆国▶ ◆国▶ ▲□▶

◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 - のへで

MPSoC design challenges

Cost-effective and safe design for adaptive MPSoCs



Design Issue for adaptive MPSoCs

Identifying **efficient application-architecture mappings**, w.r.t. adaptive behaviors: frequencies, task migration...

Starting point: Y-chart



Starting point: Y-chart (focus)



Starting point: Y-chart (focus)



CLASSY DESIGN ANALYSIS FRAMEWORK

◆□▶ <@▶ < ≧▶ < ≧▶ : ≧ : のQ@</p>

Application behavior

Application specification



Clock modeling: events: e_0, e_1, e_2



Architecture behavior

Architecture specification



- $f_0 = 300, f_1 = 200, f_2 = 150;$
- frequency of reference clock \mathcal{K} : $LCM(f_0, f_1, f_2) = 600$.

Clock modeling

Architecture behavior

Architecture specification



- $f_0 = 300, f_1 = 200, f_2 = 150;$
- frequency of reference clock \mathcal{K} : $LCM(f_0, f_1, f_2) = 600$.

Clock modeling



Architecture behavior

Architecture specification



- $f_0 = 300, f_1 = 200, f_2 = 150;$
- frequency of reference clock \mathcal{K} : $LCM(f_0, f_1, f_2) = 600$.

Clock modeling



Architecture behavior

Architecture specification



- $f_0 = 300, f_1 = 200, f_2 = 150;$
- frequency of reference clock \mathcal{K} : $LCM(f_0, f_1, f_2) = 600$.

Clock modeling



Adaptive architecture behavior

Architecture specification



▶ instant 4: $p_0 : f_0 \rightarrow 2f_0$, adaptation penalty: one cycle.

Clock modeling



Adaptive architecture behavior

Architecture specification



• instant 4: $p_0 : f_0 \rightarrow 2f_0$, adaptation penalty: one cycle.

Clock modeling



・ロト・日本・モート ヨー シタウ

Adaptive architecture behavior

Architecture specification



• instant 4: $p_0 : f_0 \rightarrow 2f_0$, adaptation penalty: one cycle.

Clock modeling



Adaptive architecture behavior

Architecture specification



▶ instant 4: p_0 : $f_0 \rightarrow 2f_0$, adaptation penalty: one cycle.

Clock modeling



◆□ → <個 → < Ξ → < Ξ → Ξ → のへで</p>

Mapping of application on platform



- Function $T \rightarrow P$;
- Elementary costs α , i.e., *time* and *energy* costs;
- **•** Best and Worst Case costs $[\alpha_{\perp}, \alpha_{\top}]$.

Abstract clock modeling of scheduling

• $A = \{e_0, e_1\}$ with costs [2, 2] and [1, 1] cycles;



• event executions: 1 followed by -1;

Abstract clock modeling of scheduling

• $A = \{e_0, e_1\}$ with costs [2, 2] and [1, 1] cycles;												
	0	1	2	3	4	5	6	7	8	9		
${\cal K}$	•	•	•	•	٠	٠	٠	٠	٠	٠		
p_0	•		٠		٠		٠		٠			
$clk(A/p_0)$	1	-1	-1	-1								

• event executions: 1 followed by -1;

◆□▶ ◆圖▶ ◆匡▶ ◆匡▶ 三国 - ∽੧<⊙

Abstract clock modeling of scheduling

• $A = \{e_0, e_1\}$ with costs [2, 2] and [1, 1] cycles;

	0	1	2	3	4	5	6	7	8	9
${\cal K}$	•	•	•	٠	٠	•	٠	•	٠	٠
p_0	•		•		٠		٠		٠	
$clk(A/p_0)$	1	-1	-1	-1			1	-1		

• event executions: 1 followed by -1;

Abstract clock modeling of scheduling



- event executions: 1 followed by -1;
- **• non-execution**: 0 followed by -1.

・ ロ ト ・ 回 ト ・ 三 ト ・ 三 ・ ク へ ()・

Abstract clock modeling of scheduling

• $A = \{e_0, e_1\}$ with costs [2, 2] and [1, 1] cycles;

	0	1	2	3	4	5	6	7	8	9
${\cal K}$	•	•	•	٠	٠	•	٠	٠	•	•
$ ho_0$	•		•		٠		٠		٠	
$clk(A/p_0)$	1	-1	-1	-1	0	-1	1	-1		

- event executions: 1 followed by -1;
- **• non-execution**: 0 followed by -1.
- As Soon As Possible scheduling preserving precedence relations.

・ロト・日本・モート・ヨー うへで

Performance analysis

	0	1	2	3	4	5	6	7	8	9	10	11	12
${\cal K}$	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠
p_0	٠		٠		٠		•		٠		•		٠
$clk(A/p_0)$	1	-1	0	-1	1	-1							
ρ_1	•			•			٠			٠			٠
$clk(B/p_1)$	0	-1	-1	1	-1	-1	1	-1	-1				

- execution time: the longest clock, e.g., $9/f_{\mathcal{K}}$;
- usage ratio of PEs: busy cycles/overall cycles, e.g., p₀ : 2/3;
- energy consumption of PEs: energy costs for (running tasks + being idle)

Design space exploration: CLASSY Tool



http://www.lirmm.fr/~gamatie/pages/Tool/Classy.html

- Exhaustive and heuristic-based exploration methods
- Pareto-optimal mapping and platform config. solutions w.r.t. time and energy

Experimental results: CLASSY vs SoCLib

Performance analysis⁴ on JPEG encoder



less precise but similar observation tendency.

Experimental results: CLASSY vs SoCLib

Energy consumption analysis⁵ on JPEG encoder



Bibliographic notes

- Xin An, Sarra Boumedien, Abdoulaye Gamatie and Eric Rutten "CLASSY: a Clock Analysis System for Rapid Prototyping of Embedded Applications on MPSoCs", 15th International Workshop on Software and Compilers for Embedded Systems, - SCOPES'2012, Schloss Rheinfels, St. Goar, Germany, May 15-16, 2012. ACM Press.
- Abdoulaye Gamatie "Design of Streaming Applications on MPSoCs using Abstract Clocks", Design, Automation and Test in Europe - DATE'2012, Dresden, Germany, March 2012.
- Adolf Abdallah, Abdoulaye Gamatié, Rabie Ben Atitallah and Jean-Luc Dekeyser. 'Abstract Clock-based Design of a JPEG Encoder', IEEE Embedded System Letters, vol 4, n. 2, June 2012.

◆□> <個> < E> < E> E のQC

⁵Assuming deadlock-free communications.

Summary

Abstract clock-based approaches for

- programming with Signal
- reasoning about temporal properties
- design space exploration for MPSoCs



THE END...