

CAP Companion Sheet

Mini-while, Mini-ML (abstract syntax)

Mini-while:

Numerical expressions:

$e ::= c$	$constant$
$ x$	$variable$
$ e + e$	$addition$
$ e \times e$	$multiplication$
$ \dots$	

$S(Smt) ::= x := e$	$assign$
$ skip$	$do\ nothing$
$ S_1; S_2$	$sequence$
$ \text{if } b \text{ then } S_1 \text{ else } S_2$	$test$
$ \text{while } b \text{ do } S \text{ done}$	$loop$

Mini-ML

$e ::= x$	$identifier$
$ c$	$constant\ (1, 2, \dots, true, \dots)$
$ op$	$primitive\ (+, \times, fst, \dots)$
$ \text{fun } x \rightarrow e$	$function$
$ e e$	$application$
$ (e, e)$	$pair$
$ \text{let } x = e \text{ in } e$	$local\ binding$

Grammars-Visitors

Attributes An attribute is a mapping from elements of a given grammar to “an information”. Defining a grammar attribution consists in giving a name and a type to the attributes you give to terminal/non terminal symbols of the grammar, and a recursive way to compute them from the grammar rules.

Python-ANTLR syntax

- Acces to a given non-terminal name: `ctx.name()`, if more than one: `ctx.name(0)`, `ctx.name(1)`...
- Recursive calls to sons : `self.visit(son)`
- Parsed chain of a terminal: `xx.getText()`.

Typing, static semantics

For mini-while We add declarations for the language:

$D(decl) ::= var\ x : t$ type declaration

From declarations we infer $\Gamma : Var \rightarrow Basetype$ with the two following rules:

$\overline{var\ x : t \rightarrow_d [x \mapsto t]}$

$\frac{D_1 \rightarrow_d \Gamma_1 \quad D_2 \rightarrow_d \Gamma_2 \quad Dom(\Gamma_1) \cap Dom(\Gamma_2) = \emptyset}{D_1; D_2 \rightarrow_d \Gamma_1 \cup \Gamma_2}$

Then a typing judgment for expressions is $\Gamma \vdash e : \tau \in Basetype$. For statements we invent the void type.

$\frac{\Gamma \vdash e_1 : \text{int} \quad \Gamma \vdash e_2 : \text{int}}{\Gamma \vdash e_1 + e_2 : \text{int}} \quad \frac{\Gamma \vdash b : \text{bool} \quad \Gamma \vdash S : \text{void}}{\Gamma \vdash \text{while } b \text{ do } S \text{ done} : \text{void}} \quad \frac{D \rightarrow \Gamma \quad \Gamma \vdash C : \text{void}}{\Gamma \vdash DC : \text{void}}$

Monomorphic typing of mini-ML

$\frac{}{\Gamma \vdash x : \Gamma(x)}$ $\frac{\Gamma \vdash x : \tau_1 \vdash e : \tau_2}{\Gamma \vdash \text{fun } x \rightarrow e : \tau_1 \rightarrow \tau_2}$ $\frac{\Gamma \vdash e_1 : \tau_1 \quad \Gamma \vdash e_2 : \tau_2}{\Gamma \vdash (e_1, e_2) : \tau_1 \times \tau_2}$

$\frac{}{\Gamma \vdash n : \text{int}}$ $\frac{\Gamma \vdash e_1 : \tau' \rightarrow \tau \quad \Gamma \vdash e_2 : \tau'}{\Gamma \vdash e_1 e_2 : \tau}$ $\frac{\Gamma \vdash e_1 : \tau_1 \quad \Gamma \vdash x : \tau_1 \vdash e_2 : \tau_2}{\Gamma \vdash \text{let } x = e_1 \text{ in } e_2 : \tau_2}$

Operational semantics

Natural semantics (big step) for mini-while : $(Stm, State) \rightarrow State$ where $State = Var \rightarrow \mathbb{Z}$

$(x := a, \sigma) \rightarrow \sigma[x \mapsto \mathcal{A}[a]\sigma]$

$(\text{skip}, \sigma) \rightarrow \sigma$

Arithmetic:

$\mathcal{A} : expr \mapsto State \rightarrow \mathbb{Z}$

$\mathcal{A}[v]\sigma = value(v)$

$\mathcal{A}[x]\sigma = \sigma(x)$

$\mathcal{A}[e_1 + e_2]\sigma = \mathcal{A}[e_1] + \mathcal{A}[e_2]$.

Boolean:

$\mathcal{B} : bexpr \mapsto State \rightarrow \mathbb{B}$

$\frac{(S_1, \sigma) \rightarrow \sigma' \quad (S_2, \sigma') \rightarrow \sigma''}{((S_1; S_2), \sigma) \rightarrow \sigma''}$

$\text{if } \mathcal{B}[b]\sigma = tt : \frac{(S_1, \sigma) \rightarrow \sigma'}{(\text{if } b \text{ then } S_1 \text{ else } S_2, \sigma) \rightarrow \sigma'}$

$\text{if } \mathcal{B}[b]\sigma = ff : \frac{(S_2, \sigma) \rightarrow \sigma'}{(\text{if } b \text{ then } S_1 \text{ else } S_2, \sigma) \rightarrow \sigma'}$

$\text{if } \mathcal{B}[b]\sigma = tt : \frac{(S, \sigma) \rightarrow \sigma', (\text{while } b \text{ do } S, \sigma') \rightarrow \sigma''}{(\text{while } b \text{ do } S, \sigma) \rightarrow \sigma''}$

$\text{if } \mathcal{B}[b]\sigma = ff : (\text{while } b \text{ do } S, \sigma) \rightarrow \sigma$

Reduction semantics for Mini-ML (call-by-value) $e \xrightarrow{v} v$ where e an expression and v a value following the following abstract syntax:

$v ::= c$ constant
 $| op$ primitive
 $| \text{fun } x \rightarrow e$ function
 $| (v, v)$ pair

$\frac{e_1 \xrightarrow{v} v_1 \quad e_2[x \leftarrow v_1] \xrightarrow{v} v}{\text{let } x = e_1 \text{ in } e_2 \xrightarrow{v} v}$

$\frac{e_1 \xrightarrow{v} (\text{fun } x \rightarrow e) \quad e_2 \xrightarrow{v} v_2 \quad e[x \leftarrow v_2] \xrightarrow{v} v}{e_1 e_2 \xrightarrow{v} v}$

$\frac{}{c \xrightarrow{v} c}$

$\frac{}{op \xrightarrow{v} op}$

$\frac{(\text{fun } x \rightarrow e) \xrightarrow{v} (\text{fun } x \rightarrow e)}{e_1 \xrightarrow{v} + \quad e_2 \xrightarrow{v} (n_1, n_2) \quad n = n_1 + n_2}{e_1 e_2 \xrightarrow{v} n}$

$\frac{e_1 \xrightarrow{v} fst \quad e_2 \xrightarrow{v} (v_1, v_2)}{e_1 e_2 \xrightarrow{v} v_1}$

Dataflow Analysis (liveness)

- A variable that appears on the left hand side of an assignment is *killed* by the block. Tests do no kill variables.
- A *generated* variable is a variable that appears in the block.

$LV_{exit}(\ell) = \begin{cases} \emptyset & \text{if } \ell = final \\ \bigcup \{LV_{entry}(\ell') \mid (\ell, \ell') \in flow(G)\} & \end{cases}$

$LV_{entry}(\ell) = (LV_{exit}(\ell) \setminus kill_{LV}(\ell)) \cup gen_{LV}(\ell)$

3 address code generation

newTemp() : $\rightarrow \mathbb{N}$ and newLabel() : $\rightarrow \mathbb{N}$.

c	<pre>dr <-newTemp() code.add(InstructionLETL(dr, c)) return dr</pre>
x	<pre>#get the place associated to x. regval<-getTemp(x) return regval</pre>
e_1+e_2	<pre>t1 <- GenCodeExpr(e_1) t2 <- GenCodeExpr(e_2) dr <- newTemp() code.add(InstructionADD(dr, t1, t2)) return dr</pre>
e_1-e_2	<pre>t1 <- GenCodeExpr(e_1) t2 <- GenCodeExpr(e_2) dr <- newTemp() code.add(InstructionSUB(dr, t1, t2)) return dr</pre>
true	<pre>dr <-newTemp() code.add(InstructionLETL(dr, 1)) return dr</pre>
$e_1 < e_2$	<pre>dr <-newTemp() t1 <- GenCodeExpr(e1) t2 <- GenCodeExpr(e2) dr <- newTemp() endrel <- newLabel() code.add(InstructionLET(dr, 0)) #if t1>t2 jump to endrel code.add(InstructionCondJUMP(endrel, t1, ">=" , t2) code.add(InstructionLET(dr, 1)) code.addLabel(endrel) return dr</pre>

$x = e$	<pre>dr <- GenCodeExpr(e) #a code to compute e has been generated if x has a location loc: code.add(instructionCOPY(loc,dr)) else: storeLocation(x,dr)</pre>
S1; S2	<pre>#concat codes GenCodeSmt(S1) GenCodeSmt(S2)</pre>
if b then S1 else S2	<pre>lelse,lendif <-newLabels() t1 <- GenCodeExpr(b) #if the condition is false, jump to else code.add(InstructionCondJUMP(lelse, t1, "=", 0)) GenCodeSmt(S1) #then code.add(InstructionJUMP(lendif)) code.addLabel(lelse) GenCodeSmt(S2) #else code.addLabel(lendif)</pre>
while b do S done	<pre>ltest,lendwhile <-newLabels() code.addLabel(ltest) t1 <- GenCodeExpr(b) code.add(InstructionCondJUMP(lendwhile, t1, "=", 0)) GenCodeSmt(S) #execute S code.add(InstructionJUMP(ltest))#and jump to the test code.addLabel(lendwhile) #else it is done.</pre>

LEIA ISA

15	14	13	12	mnemonic	class	description	ext(i)
0	0	0	0	wmem	wmem	write to memory	
0	0	0	1	add	ALU	addition	$z(i)$
0	0	1	0	sub	ALU	subtraction	$z(i)$
0	0	1	1	snif	snif	skip next if	$s(i)$
0	1	0	0	and	ALU	logical bitwise and	$s(i)$
0	1	0	1	or	ALU	logical bitwise or	$s(i)$
0	1	1	0	xor	ALU	logical bitwise xor	$s(i)$
0	1	1	1	lsl	ALU	logical shift left	$z(i)$
1	0	0	0	lsr	ALU	logical shift right	$z(i)$
1	0	0	1	asr	ALU	arithmetic shift right	$z(i)$
1	0	1	0	call	call	sub-routine call	
1	0	1	1	jump return	jump	relative jump if offset $\neq 1$ return from call if offset = 1	
1	1	0	0	letl	letl	8-bit constant to Rd, sign-extended	
1	1	0	1	leth	leth	8-bit constant to high half of Rd	
1	1	1	0	print	print	print or refresh	
1	1	1	1	rmem copy	rmem	read from memory if i=0 register-to-register copy if i=1	