

Compilation : reminder on LC-3 architecture

MIF08

Laure Gonnord

Laure.Gonnord@univ-lyon1.fr



- 1 The LC-3 architecture in a nutshell
- 2 One example

Outline

- 1 The LC-3 architecture in a nutshell
- 2 One example

Our target machine : LC-3

- memory: 2^{16} 16-bits words.
- instructions are also encoded in 16-bits words.

We have a simulator (Pennsim, see lab)

Registers **PC**, **IR**, **PSR** (*Program Status Register*) + 8 general purpose registers **R0**,...,**R7**.

LC-3 ISA

See companion document.

Example : ADD instruction

- **ADD DR, SR1, SR2**, does $DR \leftarrow SR1 + SR2$.
 - ↪ All operands are registers.
 - ↪ Example : `ADD R1, R2, R3` executes $R1 \leftarrow R2 + R3$.

- **ADD DR, SR1, imm5**, does $DR \leftarrow SR + imm5$.
 - ↪ The last operand is an immediate value encoded in the instruction.
 - ↪ Example : `ADD R1, R2, 5` executes $R1 \leftarrow R2 + 5$.

LC-3 ADD : encoding

A bit specifies the addressing mode:

assembly	action	encoding															
		opcode				arguments											
		F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0
ADD DR,SR1,SR2	DR ← SR1 + SR2	0	0	0	1	DR		SR1			0	00		SR2			
ADD DR,SR1,Imm5	DR ← SR1 + Imm5	0	0	0	1	DR		SR1			1	Imm5					

LC-3 Memory access instructions

- **LD DR, add**, does $DR \leftarrow \text{mem}[\text{add}]$.
- **ST SR, add**, does $\text{mem}[\text{add}] \leftarrow SR$.

► **Direct addressing**: add is an address, $\text{mem}[\text{add}]$ the associated memory cell.

This address is encoded in the instruction:

assembly	action	encoding															
		opcode				arguments											
		F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0
LD DR,add	$DR \leftarrow \text{mem}[\text{add}]$	0	0	1	0	DR				add							
ST SR,add	$\text{mem}[\text{add}] \leftarrow SR$	0	0	1	1	SR				add							

LC-3: branching

Unconditional branching:

- **BR** *add*, does $PC \leftarrow add$.

add denotes the memory address of the instruction that will be executed after the current instruction (direct addressing mode)

assembly	action	encoding															
		opcode				arguments											
		F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0
BR <i>add</i>	$PC \leftarrow add$	0	0	0	0	0	0	0	0	<i>add</i>							

Outline

- 1 The LC-3 architecture in a nutshell
- 2 One example

Ex : Assembly code - demo

```
.ORIG x3000      ; address in memory
;program instructions
  LD R1,a        ;
                 ;
  LD R2,b        ;
                 ;
  ADD R0,R1,R2   ;
                 ;
  ST R0,r        ;
                 ;
  HALT          ; flow back to OS
; data
a:  .FILL #5     ; 5 is stored at this address
b:  .FILL #2     ;
r:  .BLKW #1     ; reservation of a memory cell
      .END
```

LC-3 Exercises

see TD sheet.