Compilation and Program Analysis(#7): Register Allocation + Data Flow Analyses MIF08

Laure Gonnord Laure.Gonnord@univ-lyon1.fr

oct 2016



Where are we ?



▶ We work on IRs (Middle-end).

Outline



- 2 A tour on data-flow Analyses
- Back on register allocation

Credits

Fernando Pereira's course on register allocation:

http://homepages.dcc.ufmg.br/~fernando/classes/dcc888/ ementa/slides/RegisterAllocation.pdf

What for ?

- Finding storage locations to the values manipulated by the program > registers or memory.
- registers are fast but in small quantity.
- memory is plenty, but slower access time.

► A good register allocator should strive to keep in registers the variables used more often.

"Because of the central role that register allocation plays, both in speeding up the code and in making other optimizations useful, it is one of the most important - if not the most important - of the optimizations."



Hennessy and Patterson (2006) - [Appendix B; p. 26]

What for ?

Expected behavior of register allocation:

- Input: a CFG with basic blocks with 3-address code (and pseudo-registers, aka temporaries)
- Output : same CFG but without pseudo-registers:
 - replace with physical registers as much as possible.
 - if not **splill**, ie allocate a place in memory.
 - all copies assigned to the same physical registers ("moves") can be removed: coalescing

Register constraints

Some variable are assigned to some specific registers (compiler, architecture constraints)

L₁:
$$\begin{bmatrix} c = r3 \\ a = r1 \\ b = r2 \\ d = 0 \\ e = a \end{bmatrix}$$

L₆: $\begin{bmatrix} d = d + b \\ e = e - 1 \\ (e > 0) ?goto L_6 \end{bmatrix}$
L₉: $\begin{bmatrix} r1 = d \\ r3 = c \\ return \end{bmatrix}$

r1,r2,r3 are used to pass function arguments here.

Laure Gonnord (Lyon1/FST)

Compilation (#7): Register Alloc

The key notion: liveness

Observation

Two variables that are simultaneously **alive** must be assigned different registers.

(formal definition of alive follows)

Register assignment is NP-complete

Theorem

Given P and K general purpose registers, is there an assignment of the variables P in registers, such that (i) every variable gets at least one register along its entire live range, and (ii) simultaneously live variables are given different registers ?

Gregory Chaitin has shown, in the early 80's, that the register assignment problem is NP-Complete (register allocation via coloring, 1981)

3-phase algorithm

Liveness analysis

• When is a given value necessary for the rest of the computation?

Interference graph

- A graph that encodes which pseudo-registers cannot be mapped to the same location.
- Graph coloring then register allocation.
 - The effective allocation: physical registers and stack allocation for pseudo-registers.

Outline



- 2 A tour on data-flow Analyses
 - A first example: Liveness Analysis
 - Other data-flow analyses

Back on register allocation

Outline



- 2 A tour on data-flow Analyses
 - A first example: Liveness Analysis
 - Other data-flow analyses



Liveness analysis

In the sequel we call **variable** a pseudo-register or a physical register.

Alive Variable

In a given program point, a variable is said to be *alive* if the value she contains may be used in the rest of the execution.

May: non decidable property ► overapproximation.

Important remark: here a block = a statement/program point. We have the same kind of analyses with block=basic block.

An example for live ranges

Definition

A variable is **live** at the exit of a block if there exists a path from the block to a use of the variable that does not redefine the variable.



The information flow is backward: from uses to definitions.

Data flow expressions

Definition

A variable that appears on the left hand side of an assignment is **killed** by the block. Tests do no kill variables.

Definition

A generated variable is a variable that appears in the block.

Sets : $kill_{LV}(block)$ and $gen_{LV}(block)$

Data flow expressions



$$LV_{exit}(\ell) = \begin{cases} \emptyset & \text{if } \ell = final \\ \bigcup \{LV_{entry}(\ell') | (\ell, \ell') \in flow(G) \} \end{cases}$$
$$LV_{entry}(\ell) = (LV_{exit}(\ell) \setminus kill_{LV}(\ell)) \cup gen_{LV}(\ell)$$

Laure Gonnord (Lyon1/FST)

Compilation (#7): Register Alloc

 Data flow equation: solving

Here:

- Initialise LV sets to Ø.
- Compute LV_{entry} sets, then LV_{exit} , and continue.
- Stop when a fix point is reached.

(vector of) Sets are strictly growing, and the live range set is at most the set of all variables, thus this algorithm terminates. Steps

 $LV_{entry}(\ell)$ denoted by $In(\ell)$, $LV_{entry}(\ell)$ by $Out(\ell)$ initilisation to emptysets is not depicted.

| | | | Step 1 | | Step 2 | | Step 3 (stable) |
|---|--------------|-------------|------------|-------------|------------|-------------|-----------------|
| l | $kill(\ell)$ | $gen(\ell)$ | $In(\ell)$ | $Out(\ell)$ | $In(\ell)$ | $Out(\ell)$ | $In(\ell)$ |
| 1 | $\{x\}$ | Ø | Ø | Ø | Ø | Ø | Ø |
| 2 | $\{y\}$ | Ø | Ø | Ø | Ø | $\{y\}$ | Ø |
| 3 | $\{x\}$ | Ø | Ø | $\{x, y\}$ | $\{y\}$ | $\{x, y\}$ | $\{y\}$ |
| 4 | Ø | $\{x, y\}$ | $\{x, y\}$ | $\{y\}$ | $\{x, y\}$ | $\{y\}$ | $\{x, y\}$ |
| 5 | $\{z\}$ | $\{y\}$ | $\{y\}$ | $\{z\}$ | $\{y\}$ | $\{z\}$ | $\{y\}$ |
| 6 | $\{z\}$ | $\{y\}$ | $\{y\}$ | $\{z\}$ | $\{y\}$ | $\{z\}$ | $\{y\}$ |
| 7 | $\{x\}$ | $\{z\}$ | $\{z\}$ | Ø | $\{z\}$ | Ø | $\{z\}$ |

Final result and use

Backward analysis and we want the smallest sets, here is the final result : (we assume all vars are dead at the end).

| ℓ | $LV_{entry}(\ell)$ | $LV_{exit}(\ell)$ |
|--------|--------------------|-------------------|
| 1 | Ø | Ø |
| 2 | Ø | $\{y\}$ |
| 3 | $\{y\}$ | $\{x, y\}$ |
| 4 | $\{x, y\}$ | $\{y\}$ |
| 5 | $\{y\}$ | $\{z\}$ |
| 6 | $\{y\}$ | $\{z\}$ |
| 7 | $\{z\}$ | Ø |

► Use : Dead code elimination ! Note : can be improved by computing the use-defs paths. (see Nielson/Nielson/Hankin)

Outline



- 2 A tour on data-flow Analyses
 - A first example: Liveness Analysis
 - Other data-flow analyses



Common subexpressions

Avoiding the computation of an (arithmetic) expression :

Same kind of equations.

Outline



- 2 A tour on data-flow Analyses
- Back on register allocation

Interference

The liveness analysis gives us for a + (b + c):



▶ tmp1 is in conflit with tmp2 (because of instruction 3) denoted by $tmp_1 \bowtie tmp_2$.

Important remark: technically, ADD tmp5, tmp4,0 is a move instruction

Interference graph

A denotes $tmp1, \ldots \bowtie$ defines a graph:



We want a correct allocation with respect to \bowtie : $tmp_1 \bowtie tmp_2 \implies Alloc(tmp_1) \neq Alloc(tmp_2).$

Graph coloring.

Running example



Kempe's simplification algorithm 1/2

On the interference graph (without coalesce edges):

Proposition (Kempe 1879)

Suppose the graph contains a node m with fewer than K neighbours. Then if $G' = G \setminus \{m\}$ can be colored, then G can be colored as well.

▶ Pick a low degree node, and remove it, and continue until remove all (the graph is K-colorable) or ...

Kempe's simplification algorithm 2/2



Let's color!

- We assign colors to the nodes greedily, in the reverse order in which nodes are removed from the graph.
- The color of the next node is the first color that is available, *i.e.* not used by any neighbour.



Greedy coloring example 1/2



Greedy coloring example 2/2



Laure Gonnord (Lyon1/FST)

Compilation (#7): Register Alloc

If the graph is not colorable

Non-colored variables are named **spilled pseudo-registers**.

Idea: Modify the code to lower the number of simultaneously alive registers. Plenty of solutions, the simplier is to reserve a *dedicated place for a given spilled variable*, and store and load from memory:

ADD temp5, temp4, temp3 ... ADD temp6, temp5, #5

becomes:

ADDINMEMORY [placefortemp5], temp4, temp3 ... ADDxx temp6, [placefortemp5], #5

But we do not have this kind of instruction in our machine!

One solution for spilled variables

We invent 2 versions of the same variable (live-range splitting), and modify the code into:

```
ADD temp51, temp4, temp3
ST temp51 [placeinmemory]
..
LD temp52 [placeinmemory]
ADD temp6, temp52, #5
```

But now we have to allocate these two new variables!
We relaunch the coloring algorithm. This is called iterative register coloring. (see Exercise Sheet 4)

An example

Consider the following assembly code, where $t1, \ldots, t8$ are temporaries to be allocated:

```
ld t1,[a1]
ld t2,[a2]
sub t3,t1,t2
ld t4,[b1]
ld t5,[b2]
sub t6,t4,t5
MOV(t7,t6)
add t8,t3,t7
```

- Draw the liveness intervals and the interference graph.
- Apply the simplification coloring with K = 3 registers. Give the final code.
- Apply the **iterative** coloring with K = 2 registers. Give the final code.

Physical Memory Allocation

We will invent physical memory places from the stack pointer (see next course).

Other Algorithms

- Linear scan: greedy coloring of interval graphs. (see Fernando Pereira's slides on register allocation: 18 to 35)
- Iterative Register Coalescing (George/Appel, TOPLAS, 1996) (same, from slides 44), which uses "coalesce edges" (variables are related by move instructions).
- Plenty of other heuristics for splilling.



A nice result

Chordal graphs are P-colorable

For certain classes of graphs, graph coloring is P. This is the case for **cordal graphs** where every cycle with 4 or more edges has a chord (connects 2 vertices in the cycle but not part of the cycle).

Important result (Sebastian Hack): Programs in strict SSA form have this property.

Pereira Palsberg Register allocation (APLAS 2005).