

# MIF08 : Compilation

Laure Gonnord

2016-2017

# Compilation : reminder on LC-3 architecture

## MIF08

Laure Gonnord  
Laure.Gonnord@univ-lyon1.fr



1 The LC-3 architecture in a nutshell

2 One example

The LC-3 architecture in a nutshell

Laure Gonnord (Lyon1/FST)

Compilation : reminder on LC-3 architecture

← 2 / 12 →

The LC-3 architecture in a nutshell

## Outline

1 The LC-3 architecture in a nutshell

2 One example

## Our target machine : LC-3

- memory:  $2^{16}$  16-bits words.
- instructions are also encoded in 16-bits words.

We have a simulator (Pennsim, see lab)

Registers **PC**, **IR**, **PSR** (*Program Status Register*) + 8 general purpose registers **R0**,...,**R7**.

## LC-3 ISA

## Example : ADD instruction

See companion document.

- **ADD DR, SR1, SR2**, does  $DR \leftarrow SR1 + SR2$ .
  - ↪ All operands are registers.
  - ↪ Example : `ADD R1, R2, R3` executes  $R1 \leftarrow R2 + R3$ .
- **ADD DR, SR1, imm5**, does  $DR \leftarrow SR + imm5$ .
  - ↪ The last operand is an immediate value encoded in the instruction.
  - ↪ Example : `ADD R1, R2, 5` executes  $R1 \leftarrow R2 + 5$ .

## LC-3 ADD : encoding

A bit specifies the addressing mode:

assembly	action	encoding															
		opcode				arguments											
		F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0
ADD DR,SR1,SR2	$DR \leftarrow SR1 + SR2$	0	0	0	1	DR	SR1	0	0	0	SR2						
ADD DR,SR1,imm5	$DR \leftarrow SR1 + imm5$	0	0	0	1	DR	SR1	1	imm5								

## LC-3 Memory access instructions

- **LD DR, add**, does  $DR \leftarrow mem[add]$ .
  - **ST SR, add**, does  $mem[add] \leftarrow SR$ .
- **Direct addressing**: add is an address,  $mem[add]$  the associated memory cell.

This address is encoded in the instruction:

assembly	action	encoding															
		opcode				arguments											
		F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0
LD DR,add	$DR \leftarrow mem[add]$	0	0	1	0	DR	add										
ST SR,add	$mem[add] \leftarrow SR$	0	0	1	1	SR	add										

## LC-3: branching

## Outline

### Unconditional branching:

- BR add, does PC  $\leftarrow$  add.

add denotes the memory address of the instruction that will be executed after the current instruction (direct addressing mode)

assembly	action	encoding															
		opcode				arguments											
		F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0
BR add	PC $\leftarrow$ add	0	0	0	0	0	0	0									add

1 The LC-3 architecture in a nutshell

2 One example

## Ex : Assembly code - demo

## LC-3 Exercises

```

        .ORIG x3000      ; address in memory
;program instructions
LD R1,a      ;
                ;
LD R2,b      ;
                ;
ADD R0,R1,R2 ;
                ;
ST R0,r      ;
                ;
HALT        ; flow back to OS
; data
a:         .FILL #5      ; 5 is stored at this address
b:         .FILL #2      ;
r:         .BLKW #1      ; reservation of a memory cell
        .END

```

see TD sheet.

## Introduction


MIF08

Laure Gonnord

Laure.Gonnord@univ-lyon1.fr



## What's compilation?



## Compilation toward the machine language

We immediatly think of the translation of a high-level language (C,Java,OCaml) into the machine language of a processor (Pentium, PowerPC...)

```
% gcc -o sum sum.c
```

```
int main(int argc, char **argv) {  
    int i, s = 0;  
    for (i = 0; i <= 100; i++) s += i*i;  
    printf("0*0+...+100*100 = %d\n", s);  
}
```

→

```
001001111101111011111111111110000010101111101111110000000000010100  
1010111110100100000000000010000010101111101001010000000000100100  
10101111101000000000000000110001010111110100000000000000011100  
10001111101011100000000000011100
```

But this is only one aspect, we will see more!

## Course Objective

Be familiar with the mecanisms inside a (simple) compiler.  
Beyond the scope: compilers optimisations of the 21<sup>th</sup> century.

---

## Course Content

- Syntax Analysis : lexing, parsing, AST
- Evaluators
- Code generation
- (Code Optimisation)

Support language: Python 2.7  
Frontend infrastructure : ANTLR 4.

## Course Organization

- 4 TD groups: S. Brandel, L. Gonnord, N. Louvet, X.Urbain (@univ-lyon1.fr)
- 6 (or 7) TP groups: S. Brandel, T. Excoffier, E. Guillou, S. Guelton+Kevin Marquet, G. Bouchard, N. Louvet, X.Urbain.

The official URL :

<http://laure.gonnord.org/pro/teaching/compilM1.html>

---

## Evaluation

- One “quick” during an exercise session (surprise!).
- Some of the lab exercises, 2 mini-projects.
- A final exam.

# Syntax Analysis

MIF08

Laure Gonnord

Laure.Gonnord@univ-lyon1.fr



## Goal of this chapter

- Understand the syntactic structure of a language;
- Separate the different steps of syntax analysis;
- Be able to write a syntax analysis tool for a simple language;
- **Remember:** syntax  $\neq$  semantics.

## Syntax analysis steps

How do **you** read text ?

- Text=a sequence of symbols (letters, spaces, punctuation);
- Group symbols into tokens:
  - Words: groups of letters;
  - Punctuation;
  - Spaces.

## Syntax analysis steps

How do **you** read text ?

- Text=a sequence of symbols (letters, spaces, punctuation);
- Group symbols into tokens: **Lexical analysis**
  - Words: groups of letters;
  - Punctuation;
  - Spaces.

## Syntax analysis steps

How do **you** read text ?

- Text=a sequence of symbols (letters, spaces, punctuation);
- Group symbols into tokens: **Lexical analysis**
  - Words: groups of letters;
  - Punctuation;
  - Spaces.
- Group tokens into:
  - Propositions;
  - Sentences.

## Syntax analysis steps

How do **you** read text ?

- Text=a sequence of symbols (letters, spaces, punctuation);
- Group symbols into tokens: **Lexical analysis**
  - Words: groups of letters;
  - Punctuation;
  - Spaces.
- Group tokens into: **Parsing**
  - Propositions;
  - Sentences.

## Syntax analysis steps

How do **you** read text ?

- Text=a sequence of symbols (letters, spaces, punctuation);
- Group symbols into tokens: **Lexical analysis**
  - Words: groups of letters;
  - Punctuation;
  - Spaces.
- Group tokens into: **Parsing**
  - Propositions;
  - Sentences.
- Then proceed with word meanings:
  - Definition of each word.  
ex: a dog is a hairy mammal, that barks and...
  - Role in the phrase: verb, subject, ...

## Syntax analysis steps

How do **you** read text ?

- Text=a sequence of symbols (letters, spaces, punctuation);
- Group symbols into tokens: **Lexical analysis**
  - Words: groups of letters;
  - Punctuation;
  - Spaces.
- Group tokens into: **Parsing**
  - Propositions;
  - Sentences.
- Then proceed with word meanings: **Semantics**
  - Definition of each word.  
ex: a dog is a hairy mammal, that barks and...
  - Role in the phrase: verb, subject, ...



## Syntax analysis steps

How do **you** read text ?

- Text=a sequence of symbols (letters, spaces, punctuation);
- Group symbols into tokens: **Lexical analysis**
  - Words: groups of letters;
  - Punctuation;
  - Spaces.
- Group tokens into: **Parsing**
  - Propositions;
  - Sentences.
- Then proceed with word meanings: **Semantics**
  - Definition of each word.  
ex: a dog is a hairy mammal, that barks and...
  - Role in the phrase: verb, subject, ...

Syntax analysis=Lexical analysis+Parsing

## Outline

- 1 Lexical Analysis aka Lexing
- 2 Parsing

## What for ?

```
int y = 12 + 4*x ;
```

⇒ [TINT, VAR("y"), EQ, INT(12), PLUS, INT(4), FOIS, VAR("x"), PVIRG]

- ▶ Group characters into a list of **tokens**, e.g.:
  - The word "int" stands for *type integer*;
  - A sequence of letters stands for a *variable*;
  - A sequence of digits stands for an *integer*;
  - ...

## What's behind

From a Regular Language, produce a Finite State Machine  
(see **LIF15**)

## Tools: lexical analyzer constructors

- Lexical analyzer constructor: builds an automaton from a regular language definition;
- Ex: Lex (C), JFlex (Java), OCamllex, **ANTLR** (multi), ...
- **input**: a set of regular expressions with actions (Toto.g4);
- **output**: a file(s) (Toto.java) that contains the corresponding automaton.

## Analyzing text with the compiled lexer

- The **input of the lexer** is a text file;
- Execution:
  - Checks that the input is accepted by the compiled automaton;
  - Executes some actions during the “automaton traversal”.

## Lexing tool for Java: ANTLR

- The official webpage : [www.antlr.org](http://www.antlr.org) (BSD license);
  - ANTLR is both a lexer and a parser;
  - ANTLR is multi-language (not only Java).
- During the labs; we will use the Python back-end (here, demo in java)

## ANTLR lexer format and compilation

```
.g4
grammar XX;

@header {
  // Some init code...
}

@members {
  // Some global variables
}
// More optional blocks are available

--->> lex rules
```

### Compilation:

```
antlr4 Toto.g4           // produces several Java files
javac *.java            // compiles into xx.class files
grun Toto r              // Run analyzer with starting rule r
```

## Lexing with ANTLR: example

Lexing rules:

- Must start with an upper-case letter;
- Follow the usual extended regular-expressions syntax (same as egrep, sed, ...).

### A simple example

```
grammar Hello;

// This rule is actually a parsing rule
r : HELLO ID ; // match "hello" followed by an identifier

HELLO : 'hello' ; // beware the single quotes
ID : [a-z]+ ; // match lower-case identifiers
WS : [ \t\r\n]+ -> skip ; // skip spaces, tabs, newlines
```

## Lexing - more than regular languages

### Counting in ANTLR - CountLines.g4

```
lexer grammar CountLines;

// Members can be accessed in any rule
@members {int nbLines=0;}

NEWLINE : [\r\n] {
    nbLines++;
    System.out.println("Current lines:"+nbLines);
} ;

SK : ([a-z]+|[ \t]+) -> skip ;
```

```
antlr4 Toto.g4 // produces several Java files
javac *.java // compiles into xx.class files
grun Toto 'tokens' // Run the lexical analyser only
```

## Outline

- 1 Lexical Analysis aka Lexing
- 2 Parsing
  - Semantic actions / Attributes

## What's Parsing ?

Relate tokens by structuring them.


### Flat tokens

[TINT, VAR("y"), EQ, INT(12), PLUS, INT(4), FOIS, VAR("x"), PVIRG]


⇒ **Parsing** ⇒

Yes/No +

### Structured tokens



## Analysis Phases



## What's behind ?

From a Context-free Grammar, produce a Stack Automaton (see [LIF15](#)).

## Tools: parser generators

- Parser generator: builds a stack automaton from a grammar definition;
- Ex: yacc(C), javacup (Java), OCamllyacc, **ANTLR**, ...
- **input** : a set of grammar rules with actions (`Toto.g4`);
- **output** : a file(s) (`Toto.java`) that contains the corresponding stack automaton.

## Lexing vs Parsing

- Lexing supports ( $\simeq$  regular) languages;
- We want more (general) languages  $\Rightarrow$  rely on context-free grammars;
- To that intent, we need a way:
  - To declare terminal symbols (**tokens**);
  - To write grammars.
- ▶ Use both Lexing rules and Parsing rules.

## From a grammar to a parser

The grammar must be **context-free**:

S → aSb

S → ε

- The grammar rules are specified as **Parsing rules**;
- *a* and *b* are terminal tokens, produced by Lexing rules.

On board: notion of derivation tree (see also exercise session2)

## Parsing with ANTLR: example 1/2

### AnBnLexer.g4

```
lexer grammar AnBnLexer;

// Lexing rules: recognize tokens
A: 'a' ;
B: 'b' ;

WS : [ \t\ r\n ]+ -> skip ; // skip spaces, tabs, newlines
```

## Parsing with ANTLR: example 2/2

### AnBnParser.g4

```
parser grammar AnBnParser;
options {tokenVocab=AnBnLexer;} // extern tokens definition

// Parsing rules: structure tokens together
prog : s EOF ; // EOF: predefined end-of-file token
s : A s B
    | ; // nothing for empty alternative
```

## ANTLR expressivity

LL(\*)

*At parse-time, decisions gracefully throttle up from conventional fixed  $k \geq 1$  lookahead to arbitrary lookahead.*

Further reading (PLDI'11 paper, T. Parr, K. Fisher)


<http://www.antlr.org/papers/LL-star-PLDI11.pdf>

## Left recursion

ANTLR permits left recursion:

```
a : a b ;
```

But not indirect left recursion.



There exist algorithms to eliminate indirect recursions.

## Lists

ANTLR permits lists:

```
prog : statement+ ;
```

Read the documentation!

<https://github.com/antlr/antlr4/blob/master/doc/index.md>

## Outline

- 1 Lexical Analysis aka Lexing
- 2 Parsing
  - Semantic actions / Attributes

## Semantic actions

**Semantic actions:** code executed each time a grammar rule is matched.

### Printing as a semantic action in ANTLR

```
s : A s B { System.out.println("rule s"); }
s : A s B { print("rule s"); } //python
```

Right rule : Python/Java/C++, depending on the back-end

```
antlr4 -Dlanguage=Python2
```

► We can do more than acceptors.

## Semantic actions - attributes

**An attribute** is a set attached to non-terminals/terminals of the grammar

They are usually of two types:

- synthesized: sons  $\rightarrow$  father.
- inherited: the converse.

## Semantic attributes for numerical expressions 1/2

$$\begin{array}{l}
 e ::= c \quad \textit{constant} \\
 \quad | x \quad \textit{variable} \\
 \quad | e + e \quad \textit{add} \\
 \quad | e \times e \quad \textit{mult} \\
 \quad | \dots
 \end{array}$$

Let's come to an attribution. On board.

## Semantic attributes 2/2 : Implem

Implementation of the former actions (java):

### ArithExprParser.g4

```

parser grammar ArithExprParser;
options {tokenVocab=ArithExprLexer;}

prog : expr EOF { System.out.println("Result: "+$expr.val); } ;

expr returns [ int val ] : // expr has an integer attribute
  LPAR e=expr RPAR { $val=$e.val; }
| INT { $val=$INT.int; } // implicit attribute for INT
| e1=expr PLUS e2=expr // name sub-parts
  { $val=$e1.val+$e2.val; } // access attributes
| e1=expr MINUS e2=expr { $val=$e1.val-$e2.val; }
;

```

# Writing Evaluators

## MIF08

Laure Gonnord  
Laure.Gonnord@univ-lyon1.fr



Evaluators, what for?

## Outline


- 1 Evaluators, what for?
- 2 Implementation

Laure Gonnord (Lyon1/FST)

Writing Evaluators

← 2 / 21 →

## Analysis Phases




## Until now

We have parsed, and evaluate in semantic actions. But we want:

- more structure.
- an easier way to perform actions (not in the .g4 file).



## Notion of Abstract Syntax Tree



- AST: memory representation of a program;
- Node: a language construct;
- Sub-nodes: parameters of the construct;
- Leaves: usually constants or variables.

## Separation of concerns

- The semantics of the program could be defined in the semantic actions (of the grammar). Usually though:
  - Syntax analyzer only produces the AST;
  - The rest of the compiler directly **works with this AST**.
- Why ?
  - Manipulating a tree (AST) is easy (recursive style);
  - Separate language syntax from language semantics;
  - During later compiler phases, we can assume that the AST is **syntactically correct**  $\Rightarrow$  simplifies the rest of the compilation.

## Running example : Numerical expressions

This is an **abstract syntax** (no more parenthesis, ...):

$$\begin{array}{l}
 e ::= c \quad \text{constant} \\
 \quad | x \quad \text{variable} \\
 \quad | e + e \quad \text{add} \\
 \quad | e \times e \quad \text{mult} \\
 \quad | \dots
 \end{array}$$

Let us construct an AST to:

- ▶ Evaluate this expression (by tree traversal)
- ▶ Later: generate code for these expressions (by tree traversal)

## Outline

- 1 Evaluators, what for?
- 2 Implementation
  - Old-school way
  - Evaluators with visitors

## Outline

- 1 Evaluators, what for?
- 2 Implementation
  - Old-school way
  - Evaluators with visitors

## Explicit construction of the AST

- Declare a type for the abstract syntax.
- Construct instances of these types during parsing (trees).
- Evaluate with tree traversal.

## Example in Java 1/3

AST definition in Java: one class per language construct.

```
public class APlus extends AExpr {
    AExpr e1,e2;

    public APlus (AExpr e1,AExpr e2) { this.e1=e1; this.e2=e2; }
}
public class AMinus extends AExpr { ...
```

## Example in Java 2/3

The parser builds an AST instance using AST classes defined previously.

### ArithExprASTParser.g4

```
parser grammar ArithExprASTParser ;
options {tokenVocab=ArithExprASTLexer;}

prog returns [ AExpr e ] : expr EOF { $e=$expr.e; } ;

// We create an AExpr instead of computing a value
expr returns [ AExpr e ] :
  LPAR x=expr RPAR { $e=$x.e; }
| INT { $e=new AInt($INT.int); }
| e1=expr PLUS e2=expr { $e=new APlus($e1.e,$e2.e); }
| e1=expr MINUS e2=expr { $e=new AMinus($e1.e,$e2.e); }
;
```

## Example in Java 3/3

Evaluation is an eval function per class:

### AExpr.java

```
public abstract class AExpr {
    abstract int eval(); // need to provide semantics
}
```

### APlus.java

```
public class APlus extends AExpr {
    AExpr e1, e2;
    public APlus (AExpr e1, AExpr e2) { this.e1=e1; this.e2=e2; }
    // semantics below
    int eval() { return (e1.eval()+e2.eval()); }
}
```

## Outline

- 1 Evaluators, what for?
- 2 Implementation
  - Old-school way
  - Evaluators with visitors

## Principle - OO programming

*The visitor design pattern is a way of separating an algorithm from an object structure on which it operates.[...] In essence, the visitor allows one to add new virtual functions to a family of classes without modifying the classes themselves; instead, one creates a visitor class that implements all of the appropriate specializations of the virtual function.*

[https://en.wikipedia.org/wiki/Visitor\\_pattern](https://en.wikipedia.org/wiki/Visitor_pattern)

## Application

Designing evaluators / tree traversal in ANTLR-Python

- The ANTLR compiler generates a Visitor class.
- We override this class to traverse the parsed instance.

## Example with ANTLR/Python 1/3

## AritParser.g4

```

expr :
    expr mdop expr      #multiplicationExpr
    | expr pmop expr    #additiveExpr
    | atom              #atomExpr
    ;

atom :
    INT                #int
    | ID               #id
    | '(' expr ')'     #parens

```

► compilation with `-Dlanguage=Python2 -visitor`

## Example with ANTLR/Python 2/3 -generated file

```

class AritVisitor(ParseTreeVisitor):
    ...
    # Visit a parse tree produced by AritParser#multiplicationExpr.
    def visitMultiplicationExpr(self, ctx):
        return self.visitChildren(ctx)

    # Visit a parse tree produced by AritParser#atomExpr.
    def visitAtomExpr(self, ctx):
        return self.visitChildren(ctx)

```

## Example with ANTLR/Python 3/3

Visitor class overriding to write the evaluator:

## MyAritVisitor.py


```

class MyAritVisitor(AritVisitor):
    # Visit a parse tree produced by AritParser#int.
    def visitInt(self, ctx):
        value = int(ctx.getText());
        return value;

    def visitMultiplicationExpr(self, ctx):
        leftval = self.visit(ctx.expr(0))
        rightval = self.visit(ctx.expr(1))
        myop = self.visit(ctx.mdop())
        if ( myop == '*' ):
            return leftval*rightval
        else:
            return leftval/rightval

```

## Nice Picture (Lab#3)



## From grammars to evaluators - summary

- The meaning of each operation/grammar rule is now given by the implementation of the associated function in the visitor.
- The visitor performs a tree traversal on the structure of the parse tree.

# Types, Typing


## MIF08

Laure Gonnord  
Laure.Gonnord@univ-lyon1.fr


oct 2016



## Typing



## Typing



## Typing

If you write: `"5" + 37`  
what do you want to obtain

- a compilation error? (OCaml)
- an exec error? (Python)
- the int 42? (Visual Basic, PHP)
- the string "537"? (Java)
- anything else?

and what about `37 / "5"` ?

When is

$e1 + e2$

legal, and what are the semantic actions to perform ?

► Typing: an analysis that gives a type to each subexpression, and reject incoherent programs.

- Dynamic typing (during exec): Lisp, PHP, Python
- Static typing (at compile time): C, Java, OCaml

► Here: the second one.

*well typed programs do not go wrong*

- Should be **decidable**.
- It should reject programs like  $(1\ 2)$  in OCaml, or  $1+"toto"$  in C before an actual error in the evaluation of the expression: this is **safety**.
- The type system should be expressive enough and not reject too many programs. (**expressivity**)

## Several solutions

- All sub-expressions are annotated by a type

```
fun (x : int) → let (y : int) = (+ :)((x : int), (1 : int)) : int × int in
```

easy to verify, but tedious for the programmer

- Annotate only variable declarations (Pascal, C, Java, ...)

```
fun (x : int) → let (y : int) = +(x, 1) in y
```

- Only annotate function parameters

```
fun (x : int) → let y = +(x, 1) in y
```

- Do nothing : complete inference : Ocaml, Haskell, ...

## Properties

- *correction*: “yes” implies the program is well typed.
- *completeness*: the converse.

(optional)

- *principality* : The most general type is computed.

## Outline

- 1 Simple Type Checking for mini-while, theory
- 2 A bit of implementation (for expr)

## Mini-While Syntax

Expressions:

$e ::=$	$c$	<i>constant</i>
	$x$	<i>variable</i>
	$e + e$	<i>addition</i>
	$e \times e$	<i>multiplication</i>
	...	

Mini-while:

$S(Smt) ::=$	$x := expr$	<i>assign</i>
	$skip$	<i>do nothing</i>
	$S_1; S_2$	<i>sequence</i>
	$if\ b\ then\ S_1\ else\ S_2$	<i>test</i>
	$while\ b\ do\ S\ done$	<i>loop</i>



## Typing judgement

We will define how to compute **typing judgements** denoted by:

$$\Gamma \vdash e : \tau$$

and means “in environment  $\Gamma$ , expression  $e$  has type  $\tau$ ”

►  $\Gamma$  associates a type  $\Gamma(x)$  to all free variables  $x$  in  $e$ .

Here types are basic types: Int|String|Bool

## Typing rules for expr

$$\frac{}{\Gamma \vdash x : \Gamma(x)} \quad \frac{}{\Gamma \vdash n : \text{int}} \text{(or bool, ...)}$$

$$\frac{\Gamma \vdash e_1 : \text{int} \quad \Gamma \vdash e_2 : \text{int}}{\Gamma \vdash e_1 + e_2 : \text{int}}$$

## Hybrid expressions

What if we have  $1.2 + 42$  ?

- reject?
  - compute a float!
- This is **type coercion**.

## More complex expressions

What if we have types `pointer of bool` or `array of int`? We might want to check equivalence (for addition ...).

- This is called **structural equivalence** (see Dragon Book, “type equivalence”). This is solved by a basic graph traversal.

## Typing rules for statements

Idea: the type is void otherwise “typing error”

$$\frac{\Gamma \vdash e : t \quad \Gamma(x) : t \quad t \in \{\text{int}, \text{bool}\}}{\Gamma \vdash x := e : \text{void}} \quad \frac{\Gamma \vdash b : \text{bool} \quad \Gamma \vdash S : \text{void}}{\Gamma \vdash \text{while } b \text{ do } S \text{ done} : \text{void}}$$

## Outline

- 1 Simple Type Checking for mini-while, theory
- 2 A bit of implementation (for expr)

## Principle of type checking

- Gamma is constructed with lexing information or parsing (variable declaration with types).
- Rules are semantic actions. The semantic actions are responsible for the evaluation order, as well as typing errors.

## Type Checking V1 : visitor

### MyMuTypingVisitor.py

```
def visitAdditiveExpr(self, ctx):
    lvaltype = self.visit(ctx.expr(0))
    rvaltype = self.visit(ctx.expr(1))

    op = self.visit(ctx.oplus())
    if lvaltype == rvaltype:
        return lvaltype
    elif {lvaltype, rvaltype} == {BaseType.Integer, BaseType.Float}:
        return BaseType.Float
    elif op == u'+' and any(vt == BaseType.String for vt in
        (rvaltype, lvaltype)):
        return BaseType.String
    else:
        raise SyntaxError("Invalid type for additive operand")
```

## Typing is more than type checking

- Input: Trees are decorated by source code lines.
- Output: Trees are decorated by types.

And we want **informative errors**:

Type error at line 42

is not sufficient!

## Type Checking V2: from AST to decorated ASTs

Idea:

- Generate an AST for the parsed file.
- Decorate with types with a tree traversal.

## AST type in Python

### Ast.py

```
def __init__(self):
    super(Expression, self).__init__()

""" Expressions """
class BinOp(Expression):
    def __init__(self, left, right):
        super(Expression, self).__init__()
        self.left = left
        self.right = right

class AddOp(BinOp):
```

## AST generation in Python

This AST is generated with the ANTLR visitor from our grammar:

### MyAritVisitor.py

```
def visitAdditiveExpr(self, ctx):
    leftval = self.visit(ctx.expr(0))
    rightval = self.visit(ctx.expr(1))
    if (self.visit(ctx.pmpop()) == '+'): #see lab for a
        better way to match ops
        return AddOp(left=leftval, right=rightval)
    else:
        return SubOp(left=leftval, right=rightval)
```

# Code Generation

MIF08


Laure Gonnord

Laure.Gonnord@univ-lyon1.fr

oct 2016



## Big picture




## Rules of the Game here

For this code generation:

- Still no functions and no non-basic types. (mini-while)
- Syntax-directed: one grammar rule → a set of instructions.
  - ▶ Code redundancy.
- No register reuse: everything will be stored on the stack.

## The Target Machine : LC3 (course #1)

[*Introduction to Computing Systems: From Bits and Gates to C and Beyond*, McGraw-Hill, 2004].



See also:


<http://highered.mcgraw-hill.com/sites/0072467509/>

## A stack, why ?

- Store constants, strings, ...
- Provide an easy way to communicate arguments values (see later)
- Give place to store intermediate values (here)

## LC3 stack emulation - from the archi course

- R6 is initialised to a “end of stack” address (stackend)
- R6 always stores the address of the last value stored in the stack.
- The stack grows in the dir. of **decreasing addresses!**



## LC3 stack emulation: concretely 1/2

```
.ORIG x3000
; Main program
main:  LD R6,spinit  ; stack pointer init
      ...
      HALT

; Stack management
spinit: .FILL stackend
       .BLKW #15    ; this stack is rather small
stackend: .BLKW #1  ; end of stack address
       .END
```

## LC3 stack emulation: concretely 2/2

### Push the content of Ri:

```
ADD R6,R6,-1 ; move head of stack
STR Ri,R6,0  ; store the value
```

### Pop the content of the stack in Ri:

```
LDR Ri,R6,0  ; pop the value
ADD R6,R6,1  ; head of stack restauration
```

## Outline

- 1 Syntax-Directed Code Generation
  - 3-address code generation
- 2 Toward a more efficient Code Generation

## A first example (1/4)

How do we translate:

```
x=4;
y=12+x;
```

- Compute 4
  - Store somewhere `place0`, then link  $x \mapsto place0$
  - Compute  $12 + x$  : 12 in `place1`,  $x$  in `place2`, then addition, store in `place3`, then link  $x \mapsto place3$
- the code generator will use a place generator called `newtmp()`

## A first example: 3@code (2/4)

“Compute 4 and store in  $x$ ”:

```
AND temp1 temp1 0
ADD temp1 temp1 4
```

And  $x \mapsto temp1$ .

- This is called **three-address code generation**

## A first example: from 3@ code to valid LC-3 (3/4)

But this is not valid LC3 code !

We should use registers, but as they are only 8, we use the stack to store temporaries. Here **store R1 on the stack!**

```
AND R1 R1 0
ADD R1 R1 4
ADD R6 R6 -1 #here also store x -> R6 somewhere
STR R1 R6 0 #now R1 can be recycled
```

## A first example: prelude/postlude 4/4

The rest of the code generation:

```
.ORIG X3000
LEA R6 data
[...]
stop: BR stop
data: .BLKW 42
.END
```

► This is valid LC-3 code that can be assembled and executed in Pennsim.

## Objective of the rest of the course

**3-address LC-3 Code Generation** for the Mini-While language:

- All variables are int/bool.
- All variables are global.
- No functions

with syntax-directed translation. Implementation in Lab.

## Code generation utility functions

We will use:

- A new (fresh) temporary can be created with a `newtemp()` function.
- A new fresh label can be created with a `newlabel()` function.

## Outline

- 1 Syntax-Directed Code Generation
  - 3-address code generation
- 2 Toward a more efficient Code Generation

## Abstract Syntax

Expressions:

$e ::= c$	constant
$x$	variable
$e + e$	addition
$e \text{ or } e$	boolean or
$e < e$	less than
...	

and statements:

$S(Smt) ::= x := expr$	assign
$skip$	do nothing
$S_1; S_2$	sequence
$\text{if } b \text{ then } S_1 \text{ else } S_2$	test
$\text{while } b \text{ do } S \text{ done}$	loop

## Code generation for expressions, example

$e ::= c$ (cte expr)	<pre>#not valid if c is too big dr &lt;-newTemp() code.add(InstructionAND(dr, dr, 0)) code.add(InstructionADD(dr, dr, c)) return dr</pre>
----------------------	---

► this rule gives a way to generate code for any constant.

## Code generation for a boolean expression, example

$e ::= e_1 < e_2$	<pre>dr &lt;-newTemp() t1 &lt;- GenCodeExpr (e1-e2) #last write in register (lfalse,lend) &lt;- newLabels() code.add(InstructionBRzp(lfalse)) #if =0 or &gt;0 jump! code.add(InstructionAND(dr, dr, 0)) code.add(InstructionADD(dr, dr, 1)) #dr &lt;- true code.add(InstructionBR(lend)) code.addLabel(lfalse) code.add(InstructionAND(dr, dr, 0)) #dr &lt;- false code.addLabel(lend) return dr</pre>
-------------------	--

► integer value 0 or 1.

## Code generation for commands, example

$\text{if } b \text{ then } S_1 \text{ else } S_2$	<pre>dr &lt;-GenCodeExpr(b) #dr is the last written register lfalse,lendif=newLabels() code.add(InstructionBRz(lfalse) #if 0 jump to execute GenCodeSmt(S1) #else (execute S1 code.add(InstructionBR(lendif)) #and jump to end) code.addLabel(lfalse) GenCodeSmt(S2) code.addLabel(lendif)</pre>
--	--



## Outline

- 1 Syntax-Directed Code Generation
- 2 Toward a more efficient Code Generation

## Drawbacks of the former translation

Drawbacks:

- redundancies (constants recomputations, ...)
  - memory intensive loads and stores.
- ▶ we need a more efficient data structure to reason on: **the control flow graph (CFG)**. (see next course)

# Compilation and Program Analysis (#6) :

## Intermediate Representations: CFG, DAGs (Instruction Selection and Scheduling), SSA


MIF08

Laure Gonnord  
Laure.Gonnord@univ-lyon1.fr

oct 2016



## Big picture




## In context 1/2

In the last course we saw the need for a better data structure to propagate and infer information. We need:

- A data structure that helps us to reason about the flow of the program.
- Which embeds our three address code.
- ▶ Control-Flow Graph.

## In context 2/2



## Outline

- 1 Control flow Graph
- 2 Basic Bloc DAGs, instruction selection/scheduling
- 3 SSA Control Flow Graph

## Definitions

### Basic Block

Basic block: largest (3-address LC-3) instruction sequence without label. (except at the first instruction) and without jumps and calls.

### CFG

It is a directed graph whose vertices are basic blocks, and edge  $B_1 \rightarrow B_2$  exists if  $B_2$  can follow immediately  $B_1$  in an execution.

- ▶ two optimisation levels: local (BB) and global (CFG)

## Identifying Basic Blocks (from 3@code)

- The first instruction of a basic block is called a **leader**.
- We can identify leaders via these three properties:
  - 1 The first instruction in the intermediate code is a leader.
  - 2 Any instruction that is the target of a conditional or unconditional jump is a leader.
  - 3 Any instruction that immediately follows a conditional or unconditional jump is a leader.
- Once we have found the leaders, it is straightforward to find the basic blocks: for each leader, its basic block consists of the leader itself, plus all the instructions until the next leader.

## Exercise

Generate the “high level” CFG for the given program:

```
p:=0;i:=1;
while (i <= 20) do
  if p>60 then
    p:=0;i:=5;
  endif
  i:=2*i+1;
done
k:=p*3;
```


(inside your compiler, blocks will be a list of 3@-LC-3 code)

## CFG for tests

```

if (expr1 and expr2)
  ...branch1...
else
  ...branch2...

```



(blocks are subgraphs)

## Outline

- 1 Control flow Graph
- 2 Basic Bloc DAGs, instruction selection/scheduling
  - Instruction Selection
  - Instruction Scheduling
- 3 SSA Control Flow Graph


## Big picture

- Front-end → a CFG where nodes are basic blocks.
- Basic blocks → DAGs that explicit common computations

```

u1 := c - d
u2 := b + u1
u3 := a * u2
u4 := u2 * u1
u5 := u3 + u4

```



► choose instructions(**selection**) and order them (**scheduling**).

## Outline

- 1 Control flow Graph
- 2 Basic Bloc DAGs, instruction selection/scheduling
  - Instruction Selection
  - Instruction Scheduling
- 3 SSA Control Flow Graph


# Instruction Selection

The problem of selecting instructions is a DAG-partitioning problem. But what is the objective ?

### The best instructions:

- cover bigger parts of computation.
  - cause few memory accesses.
- Assign a cost to each instruction, depending on their addressing mode.

# Instruction Selection: an example



What is the optimal instruction selection for:

► Finding a tiling of minimal cost: it is **NP-complete** (SAT reduction).

# Tiling trees / DAGs, in practise

For tiling:

- There is an optimal algorithm for **trees** based on dynamic programming.
  - For DAGs we use heuristics (decomposition into a forest of trees, ...)
- The litterature is pletoric on the subject.

# Outline

- 1 Control flow Graph
- 2 Basic Bloc DAGs, instruction selection/scheduling
  - Instruction Selection
  - Instruction Scheduling
- 3 SSA Control Flow Graph

## Instruction Scheduling, what for?

We want an evaluation order for the instructions that we choose with **Instruction Scheduling**.

A scheduling is a function  $\theta$  that associates a **logical date** to each instruction. To be correct, it must respect data dependencies:

```
(S1) u1 := c - d
(S2) u2 := b + u1
```

implies  $\theta(S1) < \theta(S2)$ .

► How to choose among many correct schedulings? depends on the target architecture.

## Architecture-dependant choices



The idea is to exploit the different resources of the machine at their best:

- instruction parallelism: some machine have parallel units (subinstructions of a given instruction).
- prefetch: some machines have non-blocking load/stores, we can run some instructions between a load and its use (hide latency!)
- pipeline.
- registers: see next slide.

(sometimes these criteria are incompatible)

## Register use

Some schedules induce less **register pressure**:



## Scheduling wrt register pressure

Result: this is a linear problem on trees, but NP-complete on DAGs (Sethi, 1975).

► Sethi-Ullman algorithm on trees, heuristics on DAGs

► How to find a schedule with less register pressure?


## Sethi-Ullman algorithm on trees

$\rho(\text{node})$  denoting the number of (pseudo)-registers necessary to compute a node:

- $\rho(\text{leaf}) = 1$
- $\rho(\text{nodeop}(e_1, e_2)) = \begin{cases} \max\{\rho(e_1), \rho(e_2)\} & \text{if } \rho(e_1) \neq \rho(e_2) \\ \rho(e_1) + 1 & \text{else} \end{cases}$

(the idea for non “balanced” subtrees is to execute the one with the biggest  $\rho$  first, then the other branch, then the op. If the tree is balanced, then we need an extra register)

► then the code is produced with postfix tree traversal, the biggest register consumers first.



	tmp1	tmp2	tmp3	tmp4
mul tmp1, b b				
mul tmp2, a c				
ldi tmp3, 4				
mul tmp4, tmp2, tmp3				
mul tmp5, tmp1, tmp4				

## Another example

Consider the expression  $((a + b) * (a - b) * (a - b)) + 1$  where a and b are stored in **stack slots**. The multiplication will be implemented with the new instruction `mul t1 t2 t3`.

What is the minimum amount of registers required to evaluate E ? Generate code and draw the liveness intervals for your code.

## Conclusion (instruction selection/scheduling)

Plenty of other algorithms in the literature:

- Scheduling DAGs with heuristics, ...
- Scheduling loops (M2 course on advanced compilation)

Practical session:

- we have (nearly) no choice for the instructions in the LC3 ISA.
- evaluating the impact of scheduling is a bit hard.


We won't implement any of the previous algorithms.

## Outline

- 1 Control flow Graph
- 2 Basic Bloc DAGs, instruction selection/scheduling
- 3 **SSA Control Flow Graph**

## What's SSA? (Cytron 1991)

Each variable is assigned only once (Static Single Assignment form):



## SSA-Graph Construction

See <http://homepages.dcc.ufmg.br/~fernando/classes/dcc888/ementa/slides/StaticSingleAssignment.pdf>

## Pro/cons

- Another IR, and cost of construction/deconstruction
- + (some) Analyses/optimisations are easier to perform (like register allocation):  
<http://homepages.dcc.ufmg.br/~fernando/classes/dcc888/ementa/slides/SSABasedRA.pdf>



# Compilation and Program Analysis(#7): Register Allocation + Data Flow Analyses

MIF08


Laure Gonnord  
Laure.Gonnord@univ-lyon1.fr

oct 2016



Register allocation - Intro

## Where are we ?



► We work on IRs (Middle-end).

Laure Gonnord (Lyon1/FST)

Compilation (#7): Register Alloc

2016

← 2 / 36 →

## Outline

- 1 Register allocation - Intro
- 2 A tour on data-flow Analyses
- 3 Back on register allocation

## Credits

Fernando Pereira's course on register allocation:

<http://homepages.dcc.ufmg.br/~fernando/classes/dcc888/ementa/slides/RegisterAllocation.pdf>

## What for ?

- Finding storage locations to the values manipulated by the program ► registers or memory.
  - registers are fast but in small quantity.
  - memory is plenty, but slower access time.
- A good register allocator should strive to keep in registers the variables used more often.

"Because of the central role that register allocation plays, both in speeding up the code and in making other optimizations useful, it is one of the most important - if not the most important - of the optimizations."



Hennessy and Patterson (2006) - [Appendix B; p. 26]


## What for ?

Expected behavior of **register allocation**:

- Input: a CFG with basic blocks with 3-address code (and pseudo-registers, aka temporaries)
- Output : same CFG but without pseudo-registers:
  - replace with physical registers as much as possible.
  - if not **spill**, ie allocate a place in memory.
  - all copies assigned to the same physical registers ("moves") can be removed: **coalescing**

## Register constraints

Some variable are assigned to some specific registers  
(compiler, architecture constraints)



- r1,r2,r3 are used to pass function arguments here.

## The key notion: liveness

### Observation

Two variables that are simultaneously **alive** must be assigned different registers.

(formal definition of alive follows)

## Register assignment is NP-complete

### Theorem

Given  $P$  and  $K$  general purpose registers, is there an assignment of the variables  $P$  in registers, such that (i) every variable gets at least one register along its entire live range, and (ii) simultaneously live variables are given different registers ?

Gregory Chaitin has shown, in the early 80's, that the register assignment problem is NP-Complete (register allocation via coloring, 1981)

## 3-phase algorithm

- **Liveness analysis**
  - When is a given value necessary for the rest of the computation?
- **Interference graph**
  - A graph that encodes which pseudo-registers cannot be mapped to the same location.
- **Graph coloring** then register allocation.
  - The effective allocation: physical registers and stack allocation for pseudo-registers.

## Outline

- 1 Register allocation - Intro
- 2 A tour on data-flow Analyses
  - A first example: Liveness Analysis
  - Other data-flow analyses
- 3 Back on register allocation

## Outline

- 1 Register allocation - Intro
- 2 A tour on data-flow Analyses
  - A first example: Liveness Analysis
  - Other data-flow analyses
- 3 Back on register allocation

# Liveness analysis

In the sequel we call **variable** a pseudo-register or a physical register.

## Alive Variable

In a given program point, a variable is said to be *alive* if the value she contains may be used in the rest of the execution.

May: non decidable property ► overapproximation.

**Important remark:** here a block = a statement/program point. We have the same kind of analyses with block=basic block.


# An example for live ranges

## Definition

A variable is **live** at the exit of a block if there exists a path from the block to a use of the variable that does not redefine the variable.

```

x := 2;
y := 4;
x := 1;
if (y > x)
  then z := y
  else z := y * y ;
x := z;
    
```



► The information flow is **backward**: from uses to definitions.

# Data flow expressions

## Definition


A variable that appears on the left hand side of an assignment is **killed** by the block. Tests do not kill variables.

## Definition

A **generated** variable is a variable that appears in the block.

► Sets :  $kill_{LV}(block)$  and  $gen_{LV}(block)$

# Data flow expressions



$$LV_{exit}(\ell) = \begin{cases} \emptyset & \text{if } \ell = final \\ \bigcup \{LV_{entry}(\ell') \mid (\ell, \ell') \in flow(G)\} \end{cases}$$

$$LV_{entry}(\ell) = (LV_{exit}(\ell) \setminus kill_{LV}(\ell)) \cup gen_{LV}(\ell)$$

## Data flow equation: solving

Here:

- Initialise LV sets to  $\emptyset$ .
  - Compute  $LV_{entry}$  sets, then  $LV_{exit}$ , and continue.
  - Stop when a fix point is reached.
- (vector of) Sets are strictly growing, and the live range set is at most the set of all variables, thus **this algorithm terminates**.

## Steps

$LV_{entry}(\ell)$  denoted by  $In(\ell)$ ,  $LV_{entry}(\ell)$  by  $Out(\ell)$  initialisation to emptysets is not depicted.

$\ell$	$kill(\ell)$	$gen(\ell)$	Step 1		Step 2		Step 3 (stable)
			$In(\ell)$	$Out(\ell)$	$In(\ell)$	$Out(\ell)$	$In(\ell)$
1	$\{x\}$	$\emptyset$	$\emptyset$	$\emptyset$	$\emptyset$	$\emptyset$	$\emptyset$
2	$\{y\}$	$\emptyset$	$\emptyset$	$\emptyset$	$\emptyset$	$\{y\}$	$\emptyset$
3	$\{x\}$	$\emptyset$	$\emptyset$	$\{x, y\}$	$\{y\}$	$\{x, y\}$	$\{y\}$
4	$\emptyset$	$\{x, y\}$	$\{x, y\}$	$\{y\}$	$\{x, y\}$	$\{y\}$	$\{x, y\}$
5	$\{z\}$	$\{y\}$	$\{y\}$	$\{z\}$	$\{y\}$	$\{z\}$	$\{y\}$
6	$\{z\}$	$\{y\}$	$\{y\}$	$\{z\}$	$\{y\}$	$\{z\}$	$\{y\}$
7	$\{x\}$	$\{z\}$	$\{z\}$	$\emptyset$	$\{z\}$	$\emptyset$	$\{z\}$

## Final result and use

**Backward** analysis and we want the smallest sets, here is the final result : (we assume all vars are dead at the end).

$\ell$	$LV_{entry}(\ell)$	$LV_{exit}(\ell)$
1	$\emptyset$	$\emptyset$
2	$\emptyset$	$\{y\}$
3	$\{y\}$	$\{x, y\}$
4	$\{x, y\}$	$\{y\}$
5	$\{y\}$	$\{z\}$
6	$\{y\}$	$\{z\}$
7	$\{z\}$	$\emptyset$

- Use : Dead code elimination ! Note : can be improved by computing the use-defs paths. (see Nielson/Nielson/Hankin)

## Outline

- 1 Register allocation - Intro
- 2 A tour on data-flow Analyses
  - A first example: Liveness Analysis
  - Other data-flow analyses
- 3 Back on register allocation

## Common subexpressions

Avoiding the computation of an (arithmetic) expression :

```
x:=a+b;
y:=a*b;
while(y>a+b) do
  a:=a+a;
  x:=a+b;
done
```

► Same kind of equations.

## Outline

- 1 Register allocation - Intro
- 2 A tour on data-flow Analyses
- 3 Back on register allocation

## Interference

The liveness analysis gives us for  $a + (b + c)$ :


	<i>tmp1</i>	<i>tmp2</i>	<i>tmp3</i>	<i>tmp4</i>	<i>tmp5</i>	<i>tmp6</i>
ld <i>tmp1</i> ,1a						
ld <i>tmp2</i> ,1b	■	■				
ld <i>tmp3</i> ,1c	■	■	■			
ADD <i>tmp4</i> , <i>tmp2</i> , <i>tmp3</i>	■	■	■	■		
ADD <i>tmp5</i> , <i>tmp4</i> ,0				■	■	
ADD <i>tmp6</i> , <i>tmp1</i> , <i>tmp5</i>					■	■
⋮						■

► *tmp1* is in conflict with *tmp2* (because of instruction 3) denoted by  $tmp_1 \bowtie tmp_2$ .

Important remark: technically, ADD *tmp5*, *tmp4*,0 is a **move instruction**

## Interference graph


A denotes  $tmp_1, \dots \bowtie$  defines a graph:



We want a **correct allocation** with respect to  $\bowtie$ :  
 $tmp_1 \bowtie tmp_2 \implies Alloc(tmp_1) \neq Alloc(tmp_2)$ .

► Graph coloring.

## Running example



## Kempe's simplification algorithm 1/2


On the interference graph (without coalesce edges):

### Proposition (Kempe 1879)

Suppose the graph contains a node  $m$  with fewer than  $K$  neighbours. Then if  $G' = G \setminus \{m\}$  can be colored, then  $G$  can be colored as well.


- Pick a low degree node, and remove it, and continue until remove all (the graph is  $K$ -colorable) or ...

## Kempe's simplification algorithm 2/2




## Let's color!


- We assign colors to the nodes greedily, in the reverse order in which nodes are removed from the graph.
- The color of the next node is the first color that is available, *i.e.* not used by any neighbour.



## Greedy coloring example 1/2



## Greedy coloring example 2/2



## If the graph is not colorable

Non-colored variables are named **spilled pseudo-registers**.

**Idea:** Modify the code to lower the number of simultaneously alive registers. Plenty of solutions, the simpler is to reserve a *dedicated place for a given spilled variable*, and store and load from memory:

```
ADD temp5, temp4, temp3
...
ADD temp6, temp5, #5
```

becomes:

```
ADDINMEMORY [placefortemp5], temp4, temp3
...
ADDxx      temp6, [placefortemp5], #5
```

But we do not have this kind of instruction in our machine!

## One solution for spilled variables

We invent 2 versions of the same variable (**live-range splitting**), and modify the code into:

```
ADD temp51, temp4, temp3
ST temp51 [placeinmemory]
..
LD temp52 [placeinmemory]
ADD temp6, temp52, #5
```

► But now we have to allocate these two new variables!

We relaunch the coloring algorithm. This is called iterative register coloring. (see Exercise Sheet 4)



## An example

Consider the following assembly code, where  $t1, \dots, t8$  are temporaries to be allocated:

```
ld  t1, [a1]
ld  t2, [a2]
sub t3, t1, t2
ld  t4, [b1]
ld  t5, [b2]
sub t6, t4, t5
MOV(t7, t6)
add t8, t3, t7
```


- Draw the liveness intervals and the interference graph.
- Apply the simplification coloring with  $K = 3$  registers. Give the final code.
- Apply the **iterative** coloring with  $K = 2$  registers. Give the final code.

## Physical Memory Allocation

We will invent physical memory places from the stack pointer (see next course).

## Other Algorithms

- **Linear scan**: greedy coloring of interval graphs. (see Fernando Pereira's slides on register allocation: 18 to 35)
- **Iterative Register Coalescing** (George/Appel, TOPLAS, 1996) (same, from slides 44), which uses "coalesce edges" (variables are related by move instructions).
- Plenty of other heuristics for spilling.



## A nice result

### Chordal graphs are P-colorable

For certain classes of graphs, graph coloring is P. This is the case for **chordal graphs** where every cycle with 4 or more edges has a chord (connects 2 vertices in the cycle but not part of the cycle).

Important result (Sebastian Hack): Programs in strict SSA form have this property.

► Pereira Palsberg Register allocation (APLAS 2005).

# Compilation (#8) : Functions: syntax and code generation

MIF08

Laure Gonnord  
Laure.Gonnord@univ-lyon1.fr

nov 2016



Front-end

## Big picture

So far:

- All variables were global.
- No function call.

Inspiration: N. Louvet, Lyon1 (archi part), C. Alias (code gen part).

Laure Gonnord (Lyon1/FST)

Compilation (#8): functions  
Front-end

2016 ← 2 / 29 →

## Outline

- 1 Front-end
- 2 Syntax-Directed Code Generation

## Concrete syntax 1/2

- we add variable declaration (with the `var` keyword):

```
vardecl
: VAR ID ASSIGN expr
;
```

- blocks are like before:

```
block
: stat* #statList
;
stat_block
: OBRACE block CBRACE
| stat
;
```

- procedures declaration:

```
declproc:
: PROC ID IS stat
;
```

## Concrete syntax 2/2

And now there will two new kinds of statements:

```
stat
: assignment
| if_stat
| while_stat
| log
| CALL ID
| BEGIN declvar* declproc* block_stat END
;
```

► We can declare local procedures inside local procedures.

On board : add new concrete syntax for **functions**.

## Abstract syntax

WLOG, we will only consider programs with procedures:

$$S \in \mathbf{Stm}$$

$$S ::= x := a \mid \text{skip} \mid S_1; S_2 \mid$$

$$\quad \text{if } b \text{ then } S_1 \text{ else } S_2$$

$$\quad \text{while } b \text{ do } S \text{ od} \mid \text{begin } D_V D_P; S \text{ end} \mid \text{call } p$$

$$D_V ::= \text{var } x := a; D_V \mid \epsilon$$

$$D_P ::= \text{proc } p \text{ is } S; D_P \mid \epsilon$$

## Exercise

EX : syntax for functions

## Outline

- 1 Front-end
- 2 Syntax-Directed Code Generation
  - Procedure call in LC-3
  - Code Generation for functions

## A bit about Typing

Two important remarks:

- Now that variables are local, the typing environment should also be updated each time we enter a procedure.
- Type checking for functions: construct the type from definitions, check when a call is performed (see the course on typing ML).

## Outline

- 1 Front-end
- 2 Syntax-Directed Code Generation
  - Procedure call in LC-3
  - Code Generation for functions

## Routines

A procedure/routine in assembly is just a piece of code

- its first instruction's address is known and tagged with a label.
- the JSR instruction jumps to this piece of code (routine call).
- at the end of the routine, a RET instruction is executed for the PC to get the address of the instruction after the routine call.

Slides coming from the architecture course, N. Louvet

## Routines in LC-3, how? JSR

When a routine is called, we have to store the address where to come back:

- syntax : JSR label
- action :  $R7 \leftarrow PC$  ;  $PC \leftarrow PC + \text{SEXT}(\text{PCOffset11})$ 
  - $-1024 \leq \text{Sext}(\text{Offset11}) \leq 1023$ .
  - if  $\text{adI}$  is the JSR instruction's address, the branching address is:
 
$$\text{adM} = \text{adI} + 1 + \text{Sext}(\text{PCOffset11}), \text{ with}$$

$$\text{adI} - 1023 \leq \text{adM} \leq \text{adI} + 1024.$$

## Routines in LC-3, how RET

Inside the routine code, the RET instruction enables to come back:

- syntax : RET
- action : PC <- R7

## Writing routines

Call to the sub routine:

```
...
JSR sub ; R7 <- next line address
...
```

The last instruction of the routine is RET :

```
; sub routine
sub: ...
...
RET ; back to main
```

## An example - strlen, without routine

```
.ORIG x3000
LEA R0,string ;
AND R1,R1,0 ;
loop: LDR R2,R0,0 ;
BRz end ;
ADD R0,R0,1 ;
ADD R1,R1,1 ;
BR loop
end: ST R1,res
HALT
; Constant chain
string: .STRINGZ "Hello World"
res: .BLKW #1
.END
```

## String length routine 1/2

strlen call (the result will be stored in R0).

```
.ORIG x3000
; Main program
LEA R0,string ; R0 <- @(string)
JSR strlen ; routine call
ST R0,lg1
HALT

; Data
string: .STRINGZ "Hello World"
lg1: .BLKW #1
```

## String length routine 2/2

```

strlen: AND R1,R1,0    ;
loop:   LDR R2,R0,0    ;
        BRz end      ;
        ADD R0,R0,1    ;
        ADD R1,R1,1    ;
        BR loop
end:    ADD R0,R1,0    ; R0 ← R1
        RET           ; back to main (JMP R7)

        .END         ; END of complete prog

```

## Routines in LC-3: chaining routines

If a routine needs to **call another one**:

- Some temporary registers may have to be stored somewhere
  - Its return address (in R7!) needs also to be stored.
- ▶ Store in the stack (R6) before, restore after.

## Outline

- 1 Front-end
- 2 Syntax-Directed Code Generation
  - Procedure call in LC-3
  - Code Generation for functions

## Rules of the game

We still have our LC3 machine with registers:

- general purpose registers R0 to R5.
- a stack pointer (SP), here R6.
- a frame pointer (FP), here R7

Simplification: **no imbricated** function declaration.

- ▶ when `call p`, there is a unique `p` code labeled by `p` :

## Key notion: activation record - Vocabulary 1/2

(picture needed)

- Any execution instance of a function is called an **activation**.
- We can represent all the activations of a given program with an **activation tree**.


## Key notion: activation record - Vocabulary 2/2

During execution, we need to keep track of alive activations:

- Control stack
  - An activation is pushed when activated
  - When its over, it is popped out.
- **Notion of activation record** that stores the information of one function call at execution.
- **The compiler** is in charge of their management.

Slides inspired by C. Alias

## Activation record of a given function



The frame pointer (ARP or FP) points to the current activation record (first spilled variable).

## Code generation 1/2

For functions, we have to reserve (local) place before knowing the number of spilled variables!

<pre>int f(x1,x2) S; return e</pre>	<pre>code.addMacro(PUSH R7)      #store @ret code.addcopy(R6,R7)        #R7&lt;-R6 code.addCode(ADD R6 R6 xx)  #xx= future nb of spilled vars code.addCode(LDR tmp1 R7 -1) #arg1 code.addCode(LDR tmp2 R7 -2) #arg2 (in rev order) CodeGenSmt(S)              #under the context x1-&gt;tmp1... dr&lt;-CodeGen(e)             #same! code.addcopy(dr,R0)        #convention return val in R0 code.addMacro(RET,2+xx)    #desalloc args + spilled vars + return</pre>
-------------------------------------	--

- CodeGenSmt must be called with a modified map.

## Code generation 2/2

call f(e1,e2)	<pre> Gencodesaveregisters() #save current values of reg. dr &lt;- newtmp dr1=Gencode(e1) code.addMacro(PUSH dr1) dr2=Gencode(e2) code.addMacro(PUSH dr2) code.add(JSR f) #return @ in R7 code.addcopy(r0,dr) # dr &lt;- returned value Gencoderestoreregisters() #restore curr values of reg. return dr </pre>
---------------	---

## A simple example 1/3

Generate code and draw the activation records during the call execution of f:

```
int f(x) {return x+1;}
```

```
main:
z:=f(7);
```

## A simple example 2/3

```
main:
PUSH(R0,R1...R5) #should be replaced by R6 manipulation.
AND tmp1 tmp1 0
ADD tmp1 tmp1 7
PUSH(tmp1)
JSR f
AND tmp2 tmp2 0
AND tmp2 R0 0
pop(R5... ,R1,R0) #but not the register associated to tmp2
[use of tmp2 here]
```

## A simple example 3/3

```
f: PUSH(R7)
COPY(R6,R7)
ADD R6 R6 xx #xx=number of spilled vars
LDR tmp1 R7 #1 #first argument
ADD tmp2 tmp1 1
COPY(tmp2,R0) #store result in R0
COPY(R7,R6) #this is postlude
ADD R6 R6 -1 #1 argument
POP(R7)
```

Register allocation gives *tmp1*, *tmp2* are allocated in *R1* (or *R0* if we are clever). Thus *xx=0*.



## To go further

- How to implement the different calling conventions? (here, call by value)?
- How to implement imbricated functions (dynamic link, static link).
- How to store more complex types (arrays, structs, user defined types)?