MIF08 : Compilation

Laure Gonnord

2016-2017

Compilation : reminder on LC-3 architecture MIF08 The LC-3 architecture in a nutshell Laure Gonnord Laure.Gonnord@univ-lyon1.fr 2 One example Lyon 1 ύβ Laure Gonnord (Lyon1/FST) Compilation : reminder on LC-3 architecture «- 2 / 12 -» The LC-3 architecture in a nutshell The LC-3 architecture in a nutshell Outline Our target machine : LC-3 • memory: 2^{16} 16-bits words. instructions are also encoded in 16-bits words. The LC-3 architecture in a nutshell 1 We have a simulator (Pennsim, see lab) Registers PC, IR, PSR (Program Status Register) + 8 general purpose registers R0,...,R7.

LC-3 ISA

Example : ADD instruction

٩	ADD	DR,	SR1,	SR2, does DR	<-	SR1	+	SR2.	
---	-----	-----	------	--------------	----	-----	---	------	--

- \hookrightarrow All operands are registers.
- \hookrightarrow Example : ADD R1, R2, R3 executes R1 <- R2 + R3.
- ADD DR, SR1, imm5, does DR <- SR + imm5.
 - \rightarrow The last operand is an immediate value encoded in the instruction.
 - \hookrightarrow Example : ADD R1, R2, 5 executes R1 <- R2 + 5.

Laure Gonnord (Lyon1/FST) Compilation : reminder on LC-3 architecture	«– 5 / 12 –»	Laure Gonnord (Lyon1/FST)	Compilation : reminder on LC-3 architecture	«– 6 / 12 –»
The LC-3 architecture in a nutshell		The LC-3	architecture in a nutshell	

LC-3 ADD : encoding

See companion document.

A bit specifies the addressing mode:

LC-3 Memory access instructions

- LD DR, add, does DR <- mem[add].
- ST SR, add, does mem[add] <- SR.

▶ Direct addressing: add is an address, mem[add] the associated memory cell.

This adress is encoded in the instruction:

assembly	action	encoding															
		opcode			arguments												
		F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
ADD DR,SR1,SR2	DR <- SR1 + SR2	0001		DR			SR1			0	0 0 SR2		2				
ADD DR,SR1,Imm5	DR <- SR1 + Imm5	0001		DR			SR1			1	lmm5						

assembly	action	encoding															
		opcode				arguments											
		F	E	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
LD DR,add	DR <- mem[add]	0010				DR		add									
ST SR,add	mem[add] <- SR	0011			SR		add										

The LC-3 architecture in a nutshell	One example
LC-3: branching	Outline
 Unconditional branching: BR add, does PC <- add. 	1 The LC-3 architecture in a nutshell
add denotes the memory address of the instruction that will be executed after the current instruction (direct addressing mode)	2 One example

assembly	action		encoding														
			opcode			arguments											
		F	E	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
BR add	PC <- add	0000		(000)	add										

Laure Gonnord (Lyon1/FST)	Compilation : reminder on LC-3 architecture	«– 9 / 12 –»	Laure Gonnord (Lyon1/FST)	Compilation : reminder on LC-3 architecture	«– 10 / 12 –»
	One example			One example	

Ex : Assembly code - demo

LC-3	Exercises

	.ORIG x3000	; address in memory	
;progra	m instructions		
	LD R1,a	;	
		;	
	LD R2,b	;	
		;	
	ADD RO,R1,R2	;	see TD sheet.
		;	
	ST RO,r	;	
		;	
	HALT	; flow back to OS	
; data			
a:	.FILL #5	; 5 is stored at this address	
b:	.FILL #2	;	
r:	.BLKW #1	; reservation of a memory cell	
	.END		

Introduction MIF08 Laure Gonnord Laure.Gonnord@univ-lyon1.fr Source language ↓ compiler ↓ targuet language ↓ crors

Compilation toward the machine language

We immediatly think of the translation of a high-level language (C,Java,OCaml) into the machine language of a processor (Pentium, PowerPC...)

```
% gcc -o sum sum.c
```

```
int main(int argc, char **argv) {
    int i, s = 0;
    for (i = 0; i <= 100; i++) s += i*i;
    printf("0*0+...+100*100 = %d\n", s);
}</pre>
```

 \rightarrow

But this is only one aspect, we will see more!

Course Objective

Be familiar with the mecanisms inside a (simple) compiler. Beyond the scope: compilers optimisations of the 21th century.

Course Content

Course Organization

- Syntax Analysis : lexing, parsing, AST
- Evaluators
- Code generation
- (Code Optimisation)

Support language: Python 2.7 Frontend infrastructure : ANTLR 4.

- 4 TD groups: S. Brandel, L. Gonnord, N. Louvet, X.Urbain (@univ-lyon1.fr)
- 6 (or 7) TP groups: S. Brandel, T. Excoffier, E. Guillou, S. Guelton+Kevin Marquet, G. Bouchard, N. Louvet, X.Urbain.

The official URL: http://laure.gonnord.org/pro/teaching/compilM1.html



Evaluation

- One "quick" during an exercise session (surprise!).
- Some of the lab exercises, 2 mini-projects.
- A final exam.

Syntax Analysis MIF08

Laure Gonnord Laure.Gonnord@univ-lyon1.fr



Goal of this chapter

- Understand the syntaxic structure of a language;
- Separate the different steps of syntax analysis;
- Be able to write a syntax analysis tool for a simple language;
- Remember: syntax \neq semantics.

Laure Gonnord (Lyon1/FST)

Syntax Analysis

«- 2 / 29 -»

Syntax analysis steps

How do **you** read text ?

- Text=a sequence of symbols (letters, spaces, punctuation);
- Group symbols into tokens:
 - Words: groups of letters;
 - Punctuation;
 - Spaces.

Syntax analysis steps

How do **YOU** read text ?

• Text=a sequence of symbols (letters, spaces, punctuation);

Syntax Analysis

• Group symbols into tokens:

Lexical analysis

- Words: groups of letters;
- Punctuation;
- Spaces.

Syntax analysis steps

How do **you** read text ?

• Text=a sequence of symbols (letters, spaces, punctuation);

Syntax Analysis

- Group symbols into tokens: Lexical analysis
 - Words: groups of letters;
 - Punctuation;
 - Spaces.
- Group tokens into:
 - Propositions;
 - Sentences.

Laure Gonnord (Lyon1/FST)

Syntax analysis steps

How do **YOU** read text ?

• Text=a sequence of symbols (letters, spaces, punctuation);

Syntax Analysis

Lexical analysis

- Group symbols into tokens:
 - Words: groups of letters;
 - Punctuation;
 - Spaces.
- Group tokens into: Parsing
 - Propositions;
 - Sentences.

Laure Gonnord (Lyon1/FST)

Syntax analysis steps	Syntax analysis steps
How do YOU read text ?	How do you read text ?
 Text=a sequence of symbols (letters, spaces, punctuation); 	 Text=a sequence of symbols (letters, spaces, punctuation);
 Group symbols into tokens: Lexical analysis Words: groups of letters; Punctuation; Spaces. 	 Group symbols into tokens: Lexical analysis Words: groups of letters; Punctuation; Spaces.
 Group tokens into: Parsing Propositions; Sentences. 	 Group tokens into: Parsing Propositions; Sentences.
Then proceed with word meanings:	 Then proceed with word meanings: Semantics

«- 3 / 29 --»

- Definition of each word.
 ex: a dog is a hairy mammal, that barks and...
- Role in the phrase: verb, subject, ...

- Definition of each word.
- ex: a dog is a hairy mammal, that barks and...
- Role in the phrase: verb, subject, ...

«- 3 / 29 -»

Syntax analysis steps	Outline
How do YOU read text ?	
 Text=a sequence of symbols (letters, spaces, punctuation); 	
• Group symbols into tokens: Lexical analysis	
 Words: groups of letters; Punctuation; Spaces. 	Lexical Analysis aka Lexing
 Group tokens into: Parsing Propositions; Sentences. 	2 Parsing
 Then proceed with word meanings: Semantics Definition of each word. ex: a dog is a hairy mammal, that barks and Role in the phrase: verb, subject, 	

Syntax analysis=Lexical analysis+Parsing	
--	--

Laure Gonnord (Lyon1/FST)	Syntax Analysis	«- 3 / 29 -»	Laure Gonnord (Lyon1/FST)	Syntax Analysis	«– 4 / 29 –»
Lexical Analysis aka Lexing			Lexical Ar	nalysis aka Lexing	

What for ?

int y = 12 + 4 * x ;

 \implies [TINT, VAR("y"), EQ, INT(12), PLUS, INT(4), FOIS, VAR("x"), PVIRG]

- ► Group characters into a list of **tokens**, e.g.:
 - The word "int" stands for type integer;
 - A sequence of letters stands for a *variable*;
 - A sequence of digits stands for an *integer*;
 - ...

From a Regular Language, produce a Finite State Machine (see LIF15)

Lexical Analysis aka Lexing

What's behind

Tools: lexical analyzer constructors

- Lexical analyzer constructor: builds an automaton from a regular language definition;
- Ex: Lex (C), JFlex (Java), OCamllex, ANTLR (multi), ...
- input: a set of regular expressions with actions (Toto.g4);
- **output**: a file(s) (Toto.java) that contains the corresponding automaton.

Analyzing text with the compiled lexer

- The input of the lexer is a text file;
- Execution:
 - Checks that the input is accepted by the compiled automaton;
 - Executes some actions during the "automaton traversal".

Laure Gonnord (Lyon1/FST)	Syntax Analysis Analysis aka Lexing	«- 7 / 29 -»	Laure Gonnord (Lyon1/FST) Lexical Ana	Syntax Analysis Ivsis aka Lexing	«- 8 / 29»
Lexing tool for Jav	a: ANTLR		ANTLR lexer formation .g4	t and compilation	
The official webANTLR is bothANTLR is multi	opage : www.antlr.org (BSD license); a lexer and a parser; -language (not only Java).		Cmembers { // Some init code } Cmembers { // Some global varia	bles	
During the labs; we will use the Python back-end (here demo in java)			} // More optional blo >> lex rules	cks are available	
			Compilation: antlr4 Toto.g4 javac *.java grun Toto r	<pre>// produces several Java // compiles into xx.class // Run analyzer with star</pre>	files files ting rule r

Lexing with ANTLR: example Lexing - more than regular languages Counting in ANTLR - CountLines.g4 Lexing rules: Must start with an upper-case letter; lexer grammar CountLines; • Follow the usual extended regular-expressions syntax // Members can be accessed in any rule (same as egrep, sed, ...). @members { int nbLines=0; } NEWLINE : $[\r\n]$ { A simple example nbLines++; System.out.println("Current lines:"+nbLines); grammar Hello; }; SK : ([a-z]+|[\t]+) -> skip ; // This rule is actually a parsing rule r : HELLO ID ; // match "hello" followed by an identifier HELLO : 'hello' ; // beware the single quotes // match lower-case identifiers // produces several Java files ID : [a-z]+ ; antlr4 Toto.g4 WS : [trn] + -> skip ; // skip spaces, tabs, newlines javac *.java // compiles into xx.class files grun Toto 'tokens' // Run the lexical analyser only

Laure Gonnord (Lyon1/FST)	Syntax Analysis	≪ − 11 / 29 →	Laure Gonnord (Lyon1/FST)	Syntax Analysis	«– 12 / 29 –»
	Parsing			Parsing	

Outline

Lexical Analysis aka Lexing

2 Parsing

Semantic actions / Attributes

What's Parsing ?

Relate tokens by structuring them.

Flat tokens

[TINT, VAR("y"), EQ, INT(12), PLUS, INT(4), FOIS, VAR("x"), PVIRG]

\Rightarrow Parsing \Rightarrow

Yes/No +

Structured tokens



Parsing

Parsing

Analysis Phases



What's behind ?

From a Context-free Grammar, produce a Stack Automaton (see LIF15).

Laure Gonnord (Lyon1/FST)	Syntax Analysis Parsing	«– 15 / 29 <i>–</i> »	Laure Gonnord (Lyon1/FST)	Syntax Analysis Parsing	«- 16 / 29»
			Loving ve Dereig	~	

lools: parser generators

Lexing vs Parsing

- Parser generator: builds a stack automaton from a grammar definition;
- Ex: yacc(C), javacup (Java), OCamlyacc, ANTLR, ...
- input : a set of grammar rules with actions (Toto.g4);
- **output** : a file(s) (Toto.java) that contains the corresponding stack automaton.

- Lexing supports (~ regular) languages;
- We want more (general) languages \Rightarrow rely on context-free grammars;
- To that intent, we need a way:
 - To declare terminal symbols (tokens);
 - To write grammars.
- ▶ Use both Lexing rules and Parsing rules.

From a grammar to a parser

Parsing with ANTLR: example 1/2

The grammar must be **context-free**:

- S-> aSb
- S-> eps
 - The grammar rules are specified as Parsing rules;
 - *a* and *b* are terminal tokens, produced by Lexing rules.

On board: notion of derivation tree (see also exercise session2)

AnBnLexer.g4

lexer grammar AnBnLexer;

- // Lexing rules: recognize tokens
 A: 'a';
 B: 'b';;
- WS : [\t\ r\n]+ -> skip ; // skip spaces, tabs, newlines

Laure Gonnord (Lyon1/FST)	Syntax Analysis	«– 19 / 29 –»	Laure Gonnord (Lyon1/FST)	Syntax Analysis	«– 20 / 29 –»
	Parsing			Parsing	

Parsing with ANTLR: example 2/2

ANTLR expressivity

AnBnParser.g4

parser grammar AnBnParser; options {tokenVocab=AnBnLexer;} // extern tokens definition

// Parsing rules: structure tokens together
prog : s EOF; // EOF: predefined end-of-file token
s : A s B

|; // nothing for empty alternative

LL(*)

At parse-time, decisions gracefully throttle up from conventional fixed $k \ge 1$ lookahead to arbitrary lookahead.

Further reading (PLDI'11 paper, T. Parr, K. Fisher)

http://www.antlr.org/papers/LL-star-PLDI11.pdf

Parsing

Left recursion

Lists

ANTLR permits left recursion:

But not indirect left recursion.

a: a b;

 $\overbrace{X_1 \to \ldots \to X_n}$

There exist algorithms to eliminate indirect recursions.

ANTLR permits lists:

prog: statement+ ;

Read the documentation!

https: //github.com/antlr/antlr4/blob/master/doc/index.md

Parsing

Laure Gonnord (Lyon1/FST)	Syntax Analysis	«– 23 / 29 <i>–</i> »	Laure Gonnord (Lyon1/FST)	Syntax Analysis	≪– 24 / 29 <i>→</i>
	Parsing Semantic actions / Attributes			Parsing Semantic actions / Attributes	
Outline		:	Semantic actions Semantic actions: of	code executed each time a gram	ımar rule is
1 Lexical Analysis a	aka Lexing		matched. Printing as a sema	ntic action in ANTLR	
 Parsing 			s : A s B { Sys	stem.out.println("rule	s"); }
Semantic actio	ns / Attributes		s:AsB{pri	<pre>.nt("rule s"); }//pytho</pre>	n
			Right rule : Python/J	ava/C++, depending on the bac	k-end
			antlr4 -Dlanguage=	=Python2	
			We can do more t	han acceptors.	

Laure Gonnord (Lyon1/FST)

Semantic actions - attributes

Semantic attributes for numerical expressions 1/2

An attribute is a set attached to non-terminals/terminals of the
grammar

They are usually of two types:

- $\bullet\,$ synthetized: sons $\to\,$ father.
- inherited: the converse.

 $e ::= c \qquad \text{constant} \\ | x \qquad \text{variable} \\ | e + e \qquad \text{add} \\ | e \times e \qquad \text{mult} \\ | \dots$

Let's come to an attribution. On board.



Semantic attributes 2/2 : Implem

Implementation of the former actions (java):

```
ArithExprParser.g4

parser grammar ArithExprParser;

options {tokenVocab=ArithExprLexer;}

prog : expr EOF { System.out.println("Result: "+$expr.val); } ;

expr returns [ int val ] : // expr has an integer attribute

LPAR e=expr RPAR { $val=$e.val; }

| INT { $val=$INT.int; } // implicit attribute for INT

| e1=expr PLUS e2=expr // name sub-parts

{ $val=$e1.val+$e2.val; } // access attributes

| e1=expr MINUS e2=expr { $val=$e1.val-$e2.val; };

;
```



Notion of Abstract Syntax Tree



- AST: memory representation of a program;
- Node: a language construct;
- Sub-nodes: parameters of the construct;
- Leaves: usually constants or variables.

Separation of concerns

- The semantics of the program could be defined in the semantic actions (of the grammar). Usually though:
 - Syntax analyzer only produces the AST;
 - The rest of the compiler directly works with this AST.
- Why?
 - Manipulating a tree (AST) is easy (recursive style);
 - Separate language syntax from language semantics;
 - During later compiler phases, we can assume that the AST is syntactically correct ⇒ simplifies the rest of the compilation.

Laure Gonnord (Lyon1/FST)	Writing Evaluators	≪– 5 / 21 <i>→</i> »	Laure Gonnord (Lyon1/FST)	Writing Evaluators	«- 6 / 21»
	Evaluators, what for?			Implementation	
Running example : Numerical expressions			Outline		
This is an abstract	syntax (no more parenthesis,)				

 $e ::= c \quad \text{constant} \\ | x \quad \text{variable} \\ | e + e \quad \text{add} \\ | e \times e \quad \text{mult} \\ | \dots$

Let us construct an AST to:

- Evaluate this expression (by tree traversal)
- Later: generate code for these expressions (by tree traversal)

Evaluators, what for?

Implementation

- Old-school way
- Evaluators with visitors

Outline

Explicit construction of the AST

1 Evaluators, what for?

2 Implementation

- Old-school way
- Evaluators with visitors

• Declare a type for the abstract syntax.

- Construct instances of these types during parsing (trees).
- Evaluate with tree traversal.

Laure Gonnord (Lyon1/FST)	Writing Evaluators	«- 9 / 21 <i>-</i> ->	Laure Gonnord (Lyon1/FST)	Writing Evaluators	«– 10 / 21 <i>–</i> »
	Implementation Old-school way			Implementation Old-school way	
Example in Java	1/3		Example in Java 2 The parser builds a	2/3 an AST instance using AST c	lasses defined
			previously.		
AST definition in Ja	AST definition in Java: one class per language construct.			ArithExprASTParser.g4	
public class APlus AExpr e1,e2;	<pre>public class APlus extends AExpr { AExpr e1,e2;</pre>		parser <mark>grammar</mark> Ari options {tokenVoca	thExprASTParser ; b=ArithExprASTLexer;}	
public APlus (A	Expr e1,AExpr e2) { this.e	1=e1; this .e2=e2; }	prog returns [AEx	pr e] : expr EOF { \$e=\$exp:	r.e; } ;
} public class AMinus	extends AExpr {		<pre>// We create an AE expr returns [AEx LPAR x=expr RPAR INT { \$e=new AIn e1=expr PLUS e2= e1=expr MINUS e2; ;</pre>	<pre>fapr instead of computing a pr e] : { \$e=\$x.e; } t(\$INT.int); } expr { \$e=new APlus(\$e1.e,\$e =expr { \$e=new AMinus(\$e1.e)}</pre>	value e2.e);

Example in Java 3/3

Evaluation is an eval function per class:

AExpr.java

```
public abstract class AExpr {
    abstract int eval(); // need to provide semantics
}
```

APlus.java

```
public class APlus extends AExpr {
    AExpr e1,e2;
    public APlus (AExpr e1,AExpr e2) { this.e1=e1; this.e2=e2; }
    // semantics below
    int eval() { return (e1.eval()+e2.eval()); }
}
```

Outline

Evaluators, what for?

Implementation

- Old-school way
- Evaluators with visitors

Laure Gonnord (Lyon1/FST)	Writing Evaluators	«− 13 / 21 <i>→</i> »	Laure Gonnord (Lyon1/FST)	Writing Evaluators	«– 14 / 21 <i>–</i> »
	Implementation Evaluators with visitors			Implementation Evaluators with visitors	

Principle - OO programming

Application

The visitor design pattern is a way of separating an algorithm from an object structure on which it operates.[...] In essence, the visitor allows one to add new virtual functions to a family of classes without modifying the classes themselves; instead, one creates a visitor class that implements all of the appropriate specializations of the virtual function.

https://en.wikipedia.org/wiki/Visitor_pattern

Designing evaluators / tree traversal in ANTLR-Python

- The ANTLR compiler generates a Visitor class.
- We override this class to traverse the parsed instance.

Example with ANTLR/Python 1/3

Example with ANTLR/Python 2/3 -generated file

AritParser.g4	class AritVisitor(ParseTreeVisitor):
expr: expr mdop expr #multiplicationExpr expr pmop expr #additiveExpr atom #atomExpr ;	<pre># Visit a parse tree produced by AritParser#multiplicationExpr. def visitMultiplicationExpr(self, ctx): return self.visitChildren(ctx)</pre>
atom : INT #int ID #id '(' expr')' #parens	<pre># Visit a parse tree produced by AritParser#atomExpr. def visitAtomExpr(self, ctx): return self.visitChildren(ctx) </pre>

compilation with -Dlanguage=Python2 -visitor

Laure Gonnord (Lyon1/FST)	Writing Evaluators	«– 17 / 21 <i>–</i> »	Laure Gonnord (Lyon1/FST)	Writing Evaluators	«– 18 / 21 <i>–</i> »
	Implementation Evaluators with visitors			Implementation Evaluators with visitors	

Example with ANTLR/Python 3/3

Visitor class overriding to write the evaluator:





Nice Picture (Lab#3)

Implementation Evaluators with visitors

From grammars to evaluators - summary

- The meaning of each operation/grammar rule is now given by the implementation of the associated function in the visitor.
- The visitor performs a tree traversal on the structure of the parse tree.

Writing Evaluators

«– 21 / 21 –»

Types, Typing MIF08

Laure Gonnord Laure.Gonnord@univ-lyon1.fr

oct 2016





Typing (simple) programs

Typing



Typing

Laure Gonnord (Lyon1/FST)

Typing

If you write: "5" + 37 what do you want to obtain

- a compilation error? (OCaml)
- an exec error? (Python)
- the int 42? (Visual Basic, PHP)
- the string "537"? (Java)
- anything else?
- and what about 37 / "5"?

2016

«– 2 / 24 –»

Typing

When

When is

e1 + e2

legal, and what are the semantic actions to perform ?

► Typing: an analysis that gives a type to each subexpression, and reject incoherent programs.

- Dynamic typing (during exec): Lisp, PHP, Python
- Static typing (at compile time): C, Java, OCaml
- ► Here: the second one.



Several solutions

• All sub-expressions are anotated by a type

 $\texttt{fun}\;(x:\texttt{int})\to\texttt{let}\;(y:\texttt{int})=(+:)(((x:\texttt{int}),(1:\texttt{int})):\texttt{int}\times\texttt{int})\;\texttt{int}$

easy to verify, but tedious for the programmer

• Annotate only variable declarations (Pascal, C, Java, ...)

 $\texttt{fun}\;(x:\texttt{int})\to\texttt{let}\;(y:\texttt{int})=+(x,1)\;\texttt{in}\;y$

• Only annotate function parameters

 $\texttt{fun}\;(x:\texttt{int})\to\texttt{let}\;y=+(x,1)\;\texttt{in}\;y$

• Do nothing : complete inference : Ocaml, Haskell, ...

Properties

- correction: "yes" implies the program is well typed.
- completeness: the converse.

(optional)

• *principality* : The most general type is computed.

Laure Gonnord (Lyon1/FST) Simple Type Checking for mir	Typing (simple) programs ni-while, theory	2016	«– 9 / 24 –»	Laure Gonnord (Lyon1/FST) Simple Type Checking for	Typing (simple) programs mini-while, theory	2016	«– 10 / 24 →»
Outline				Mini-While Syntax Expressions:			
 Simple Type Check A bit of implemental 	ing for mini-while, theory tion (for expr)			e ::= Mini-while:	$\begin{array}{ccc} = c & cons \\ x & varia \\ e+e & add \\ e \times e & multiplica \\ \end{array}$	stant able lition ation	
				$\begin{array}{ccc} S(Smt) & ::= \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \end{array}$	$\begin{split} &x:=expr\\ &skip\\ &S_1;S_2\\ &\text{if }b\text{ then }S_1\text{ else }S_2\\ &\text{while }b\text{ do }S\text{ done} \end{split}$	assign do nothing sequence test loop	

Typing judgement

Typing rules for expr

We will define how to compute typing judgements denoted by:

$\Gamma \vdash e : \tau$

and means "in environment Γ , expression e has type τ "

▶ Γ associates a type $\Gamma(x)$ to all free variables x in e. Here types are basic types: Int|String|Bool



 $\frac{\Gamma \vdash e_1: \texttt{int} \quad \Gamma \vdash e_2: \texttt{int}}{\Gamma \vdash e_1 + e_2: \texttt{int}}$

Laure Gonnord (Lyon1/FST)	Typing (simple) programs	2016	«– 13 / 24 <i>–</i> »	Laure Gonnord (Lyon1/FST)	Typing (simple) programs	2016	«– 14 / 24 <i>–</i> »
Simple Type Checking fo	r mini-while, theory			Simple Type Checking	for mini-while, theory		
Hybrid expressions	5			More complex exp	oressions		
What if we have 1.2 • reject?	+ 42?			What if we have typ might want to checl	Des pointer of bool Or arr k equivalence (for addition .	ay of int?).	We
 compute a float This is type coerce 	cion.			This is called str "type equivalence")	uctural equivalence (see D . This is solved by a basic g)ragon Book raph traversa	al.

Simple Type Checking for mini-while, theory		A bit of implementation (for expr)
Typing rules for statements		Outline
Idea: the type is void otherwise "typing	g error"	Simple Type Checking for mini-while, theory
$\frac{\Gamma \vdash e: t \Gamma(x): t t \in \{\texttt{int}, \texttt{bool}\}}{\Gamma \vdash x := e:\texttt{void}}$	$\frac{\Gamma \vdash b: \texttt{bool} \Gamma \vdash S: \texttt{void}}{\Gamma \vdash \texttt{while} \ b \ \texttt{do} \ S \ \texttt{done}: \texttt{void}}$	A bit of implementation (for expr)

Laure Gonnord (Lyon1/FST) A bit of imple	Typing (simple) programs nentation (for expr)	2016 «- 17 / 24»	Laure Gonnord (Lyon1/FST) A bit of impl	Typing (simple) programs ementation (for expr)	2016 «- 18 /
Principle of type cl	necking		Type Checking V1	: visitor	
 Gamma is cons (variable declar Rules are sema responsible for errors. 	structed with lexing information ation with types). Intic actions. The semantic a the evaluation order, as well	on or parsing actions are as typing	MyMuTypingVisito def visitAdditiv Ivaltype = rvaltype = op = self.v if Ivaltype return elif {Ivaltype return elif op == of (rvaltype return elif op == of (rvaltype) return elif op == of (rvaltype) (rvaltype) return elif op == of (rvaltype) (rvaltype	eExpr(self,ctx): self.visit(ctx.expr(0)) self.visit(ctx.expr(1)) isit(ctx.oplus()) e == rvaltype: lvaltype pe, rvaltype} == {BaseType. : BaseType.Float u'+' and any(vt == BaseType. be, lvaltype)): BaseType.String yntaxError("Invalid type for	Integer, BaseType String for vt in r additive operand

Typing is more than type checking

Type Checking V2: from AST to decorated ASTs

- Input: Trees are decorated by source code lines.
- Output: Trees are decorated by types.

And we want informative errors:

Type error at line 42

is not sufficient!

Idea:

- Generate an AST for the parsed file.
- Decorate with types with a tree traversal.

Laure Connord (Lyon1/EST) Typing (simple) programs 2016 - 21 / 24 - Laure Connord (Lyon1/EST) Typing (simple) programs 2016	·· 22 / 24 -··
A bit of implementation (for expr)	~~ <i>LL L</i> + -#

AST type in Python

```
Ast.py

def __init__(self):

    super(Expression, self).__init__()

""" Expressions """

class BinOp(Expression):

    def __init__(self, left, right):

        super(Expression, self).__init__()

        self.left = left

        self.right = right

class AddOp(BinOp):
```

AST generation in Python

This AST is generated with the ANTLR visitor from our grammar:

MyAritVisitor.py

```
def visitAdditiveExpr(self, ctx):
    leftval = self.visit(ctx.expr(0))
    rightval = self.visit(ctx.expr(1))
    if ( self.visit(ctx.pmop()) == '+'): #see lab for a
        better way to match ops
        return AddOp(left=leftval,right=rightval)
else:
        return SubOp(left=leftval,right=rightval)
```



Rules of the Game here

The Target Machine : LC3 (course #1)

[*Introduction to Computing Systems: From Bits and Gates to C and Beyond*, McGraw-Hill, 2004].



See also: http://highered.mcgraw-hill.com/sites/0072467509/

For this code generation:

- Still no functions and no non-basic types. (mini-while)
- Syntax-directed: one grammar rule → a set of instructions.
 Code redundancy.
- No register reuse: everything will be stored on the stack.

A stack, why?

LC3 stack emulation - from the archi course

- R6 is initialised to a "end of stack" address (stackend)
- R6 always stores the address of the last value stored in the stack.
- The stack grows in the dir. of decreasing addresses!



Laure Gonnord (Lyon1/FST)	Code Generation	2016	«- 5 / 22 -»	Laure Gonnord (Lyon1/FST)	Code Generation	2016	≪ 6 / 22 →

LC3 stack emulation: concretely 1/2

• Store constants, strings, ...

(see later)

• Provide an easy way to communicate arguments values

• Give place to store intermediate values (here)

LC3 stack emulation: concretely 2/2

Puch the content of Pir

ORTG x3000	r ush the content of hit.
; Main program	ADD R6,R6,-1 ; move head of stack
main: LD R6,spinit ; stack pointer init	STR Ri,R6,0 ; store the value
HALT	
; Stack management	
spinit: .FILL stackend	Pop the content of the stack in Ri:
.BLKW #15 ; this stack is rather small stackend: .BLKW #1 ; end of stack address	LDR Ri,R6,0 ; pop the value ADD R6,R6,1 ; head of stack restauration

Laure Gonnord (Lyon1/FST)

.END

Outline

A first example (1/4)

How do we translate:

 Syntax-Directed Code Generation

 3-address code generation

 Toward a more efficient Code Generation
 x=4; y=12+x;
 Compute 4
 Store somewhere p

- Store somewhere place0, then link $x \mapsto place0$
- Compute 12 + x: 12 in place1, x in place2, then addition, store in place3, then link $x \mapsto place3$

▶ the code generator will use a place generator called newtmp()

Laure Gonnord (Lyon1/FST) Code Generation Syntax-Directed Code Generation	2016 «- 9 / 22 -»	Laure Gonnord (Lyon1/FST) Syntax-Direct	Code Generation ted Code Generation	2016 «- 10 / 22 -»
A first example: 3@code (2/4)		A first example: fr	om 3@ code to valid	LC-3 (3/4)
"Compute 4 and store in x": AND temp1 temp1 0 ADD temp1 temp1 4 And $x \mapsto temp1$. This is called three-adress code generation	n	But this is not valid We should use registack to store temp AND R1 R1 0 ADD R1 R1 4 ADD R6 R6 -1 #her STR R1 R6 0 #not	LC3 code ! isters, but as they are only 8 oraries. Here store R1 on t re also store x -> R6 so w R1 can be recycled	, we use the he stack! mewhere

A first example: prelude/postlude 4/4

The rest of the code generation:

```
.ORIG X3000
LEA R6 data
[...]
stop: BR stop
data: .BLKW 42
.END
```

► This is valid LC-3 code that can be assembled and executed in Pennsim.

Objective of the rest of the course

3-address LC-3 **Code Generation** for the Mini-While language:

- All variables are int/bool.
- All variables are global.
- No functions

with syntax-directed translation. Implementation in Lab.

Laure Gonnord (Lyon1/FST) Syntax-Directe	Code Generation d Code Generation	2016 «– 13 / 22 –»	Laure Gonnord (Lyon1/FST) Syntax-Directed	Code Generation d Code Generation 3-address code generation	2016	«– 14 / 22 →»
Code generation u	Itility functions		Outline			
We will use: A new (fresh) te function. A new fresh lab	emporary can be created with a new bel can be created with a newlabel (temp()	 Syntax-Directed 3-address cod Toward a more et 	Code Generation e generation fficient Code Generation		

function.

Abstract Syntax

Expressions:

e	::=	c	constant
		x	variable
	Í	e + e	addition
	ĺ	$e \; {\rm or} \; e$	boolean or
	Í	e < e	less than
	Í		

and statements:

S(Smt)	::=	x := expr	assign
		skip	do nothing
		$S_1; S_2$	sequence
		if b then S_1 else S_2	test
		while $b \; \mathrm{do} \; S \; \mathrm{done}$	loop

Code generation for expressions, example

e ::= c (cte expr)	
	<pre>#not valid if c is too big dr <-newTemp() code.add(InstructionAND(dr, dr, 0)) code.add(InstructionADD(dr, dr, c)) return dr</pre>

▶ this rule gives a way to generate code for any constant.

Laure Gonnord (Lyon1/FST)	Code Generation	2016	«– 17 / 22 <i>–</i> »	Laure Gonnord (Lyon1/FST)	Code Generation	2016	«– 18 / 22 –»
Syntax-Directed Code	Generation 3-address code generation			Syntax-Directed	d Code Generation 3-address code generation		

Code generation for a boolean expression, example

Code generation for commands, example

$\mathbf{e} ::= e_1 < e_2$	
	<pre>dr <-newTemp() t1 <- GenCodeExpr (e1-e2) #last write in register (lfalse,lend) <- newLabels() code.add(InstructionBRzp(lfalse)) #if =0 or >0 jump! code.add(InstructionAND(dr, dr, 0)) code.add(InstructionADD(dr, dr, 1)) #dr <- true code.add(InstructionBR(lend)) code.addLabel(lfalse) code.add(InstructionAND(dr, dr, 0)) #dr <- false code.addLabel(lend)</pre>
	routh at

if b then $S1$ else b	2	
	<pre>dr <-GenCodeExpr(b) #dr is the lfalse,lendif=newLabels() code.add(InstructionBRz(lfalse) GenCodeSmt(S1) code.add(InstructionBR(lendif)) code.addLabel(lfalse) GenCodeSmt(S2) code.addLabel(lendif)</pre>	last written register #if 0 jump to execute #else (execute S1 #and jump to end)

▶ integer value 0 or 1.

Outline

Drawbacks of the former translation

Syntax-Directed Code Generation

2 Toward a more efficient Code Generation

Drawbacks:

- redundancies (constants recomputations, ...)
- memory intensive loads and stores.

► we need a more efficient data structure to reason on: **the control flow graph (CFG)**. (see next course)

Laure Gonnord (Lyon1/FST)	Code Generation	2016	«– 21 / 22 <i>–</i> »	Laure

Laure Gonnord (Lyon1/FST)

Code Generation



Outline

Definitions

Control flow Graph

Basic Bloc DAGs, instruction selection/schedu

3 SSA Control Flow Graph

Basic Block

Basic block: largest (3-address LC-3) instruction sequence without label. (except at the first instruction) and without jumps and calls.

CFG

It is a directed graph whose vertices are basic blocks, and edge $B_1 \rightarrow B_2$ exists if B_2 can follow immediately B_1 in an execution.

▶ two optimisation levels: local (BB) and global (CFG)

Laure Gonnord (Lyon1/FST)	Compilation (#6): IRs	2016	≪ 5 / 28 →	Laure Gonnord (Lyon1/FST)	Compilation (#6): IRs	2016	≪ 6 / 28 →
	Control flow Graph				Control flow Graph		

Identifying Basic Blocks (from 3@code)

- The first instruction of a basic block is called a **leader**.
- We can identify leaders via these three properties:
 - 1 The first instruction in the intermediate code is a leader.
 - 2 Any instruction that is the target of a conditional or unconditional jump is a leader.
 - 3 Any instruction that immediately follows a conditional or unconditional jump is a leader.
- Once we have found the leaders, it is straighforward to find the basic blocks: for each leader, its basic block consists of the leader itself, plus all the instructions until the next leader.

Exercise

Generate the "high level" CFG for the given program:

```
p:=0;i:=1;
while (i <= 20) do
    if p>60 then
        p:=0;i:=5;
    endif
    i:=2*i+1;
done
    k:=p*3;
```

(inside your compiler, blocks will be a list of 3@-LC-3 code)

CFG for tests

(blocks are subgraphs)

Control flow Cron

- 2 Basic Bloc DAGs, instruction selection/scheduling
 - Instruction Selection
 - Instruction Scheduling



Big picture

- $\bullet~\mbox{Front-end} \rightarrow a~\mbox{CFG}$ where nodes are basic blocks.
- $\bullet\,$ Basic blocks \to DAGs that explicit common computations



choose instructions(selection) and order them (scheduling).

Outline

Outline

Control flow Graph

- 2 Basic Bloc DAGs, instruction selection/scheduling
 - Instruction Selection
 - Instruction Scheduling

SSA Control Flow Graph

Instruction Selection

Instruction Selection: an example

The problem of selecting instructions is a DAG-partitioning problem. But what is the objective ?

The best instructions:

- cover bigger parts of computation.
- cause few memory accesses.
- Assign a cost to each instruction, depending on their addressing mode.



► Finding a tiling of minimal cost: it is **NP-complete** (SAT reduction).

Laure Gonnord (Lyon1/FST) Compilation (#6): IRs Basic Bloc DAGs, instruction selection/scheduling Instruction Selection	2016 «- 13 / 28»	Laure Gonnord (Lyon1/FST) Basic Bloc DAGs, instruction se	Compilation (#6): IRs lection/scheduling Instruction Scheduling	2016	≪ 14 / 28 <i>→</i>
Tiling trees / DAGs, in practise		Outline			
For tiling:		 Control flow Grap 	h		
 There is an optimal algorithm for trees based on optimal programing. 	dynamic	 Basic Bloc DAGs, Instruction Sele 	instruction selection/schedu	ıling	
 For DAGs we use heuristics (decomposition into a trees,) 	a forest of	 Instruction Sch 	eduling		
The litterature is pletoric on the subject.		3 SSA Control Flow	Graph		

Instruction Scheduling, what for?

We want an evaluation order for the instructions that we choose with **Instruction Scheduling**.

A scheduling is a function θ that associates a **logical date** to each instruction. To be correct, it must respect data dependancies:

(S1) u1 := c - d(S2) u2 := b + u1

implies $\theta(S1) < \theta(S_2)$.

► How to choose among many correct schedulings? depends on the target architecture.

Architecture-dependant choices

The idea is to exploit the different ressources of the machine at their best:

- instruction parallelism: some machine have parallel units (subinstructions of a given instruction).
- prefetch: some machines have non-blocking load/stores, we can run some instructions between a load and its use (hide latency!)
- pipeline.
- registers: see next slide.

(sometimes these criteria are incompatible)

Laure Gonnord (Lyon1/FST)	Compilation (#6): IRs	2016	«– 17 / 28 <i>–</i> »	Laure Gonnord (Lyon1/FST)	Compilation (#6): IRs	2016	«– 18 / 28 <i>–</i> »
Basic Bloc DAGs, instruction s	election/scheduling Instruction Scheduling			Basic Bloc DAGs, instruction	selection/scheduling Instruction Scheduling		

Register use

Scheduling wrt register pressure

Some schedules induce less register pressure:

(a) t1 := ld(x);	t1
(b) t2 := t1 + 4	; t2
(c) t3 := t1 * 8	; t3
(d) t4 := t1 - 4	t4
(e) t5 := t1 / 2	t5
(f) t6 := t2 * t	3; t6
(g) t7 := t4 - t5	; t7
(h) t8 := t6 * t7	7; t8
(i) st(y,t8);	

(a) t1 := ld(x);	t1
(d) t4 := t1 - 4;	t4
(e) t5 := t1 / 2;	t5
(g) t7 := t4 - t5;	t7
(c) t3 := t1 * 8;	t3
(b) t2 := t1 + 4;	t2
(f) t6 := t2 * t3;	t6
(h) t8 := t6 * t7;	t8
(i) st(y,t8);	

Result: this is a linear problem on trees, but NP-complete on DAGs (Sethi, 1975).

Sethi-Ullman algorithm on trees, heuristics on DAGs

How to find a schedule with less register pressure?

Sethi-Ullman algorithm on trees

$\rho(node)$ denoting the number of (pseudo)-registers necessary to compute a node:

•
$$\rho(leaf) = 1$$

• $\rho(nodeop(e_1, e_2)) = \begin{cases} max\{\rho(e_1), \rho e_2\} & \text{if } \rho(e_1) \neq \rho(e_2) \\ \rho(e_1) + 1 & \text{else} \end{cases}$

(the idea for non "balanced" subtrees is to execute the one with the biggest ρ first, then the other branch, then the op. If the tree is balanced, then we need an extra register)

► then the code is produced with postfix tree traversal, the biggest register consumers first.

Sethi-Ullman algorithm on trees - an example



	tmp_1	tmp_2	tmp_3	tmp_4
mul tmp1, b b				
mul tmp2, a c				
ldi tmp3, 4				
mul tmp4, tmp2, tmp3				
mul tmp5, tmp1 ,temp4				

Laure Gonnord (Lyon1/FST)	Compilation (#6): IRs	2016	«– 21 / 28 <i>–</i> »	Laure Gonnord (Lyon1/FST)	Compilation (#6): IRs	2016	«– 22 / 28 <i>–</i> »
Basic Bloc DAGs, instruction sel	ection/scheduling Instruction Scheduling			Basic Bloc DAGs, instruction s	selection/scheduling Instruction Scheduling		

Another example

Consider the expression ((a + b) * (a - b) * (a - b)) + 1 where a and b are stored in **stack slots**. The multiplication will be implemented with the new instruction mul t1 t2 t3.

What is the minimum amount of registers required to evaluate E ? Generate code and draw the liveness intervals for your code.

Conclusion (instruction selection/scheduling)

Plenty of other algorithms in the literature:

- Scheduling DAGs with heuristics, ...
- Scheduling loops (M2 course on advanced compilation)

Practical session:

- we have (nearly) no choice for the instructions in the LC3 ISA.
- evaluating the impact of scheduling is a bit hard.

We won't implement any of the previous algorithms.

Outline

What's SSA? (Cytron 1991)

x ~ 5

 $x \leftarrow x -$

3

Each variable is assigned only once (Static Single Assignment form):



See http://homepages.dcc.ufmg.br/~fernando/classes/ dcc888/ementa/slides/StaticSingleAssignment.pdf

- Another IR, and cost of contruction/deconstruction
- + (some) Analyses/optimisations are easier to perform (like register allocation):
 - http://homepages.dcc.ufmg.br/~fernando/classes/ dcc888/ementa/slides/SSABasedRA.pdf

Compilation and Program Analysis(#7): Register Allocation + Data Flow Analyses MIF08

Laure Gonnord Laure.Gonnord@univ-lyon1.fr

oct 2016



Where are we?



	Laure Gonnord (Lyon1/FST)	Compilation (#7): Register Alloc	2016 «- 2 / 36 -	*
Register allocation - Intro	Reg	ster allocation - Intro		
Outline	Credits			

Register allocation - Intro

2 A tour on data-flow Analyses

Back on register allocation

Fernando Pereira's course on register allocation:

http://homepages.dcc.ufmg.br/~fernando/classes/dcc888/ ementa/slides/RegisterAllocation.pdf

What for ?

- Finding storage locations to the values manipulated by the program ► registers or memory.
- registers are fast but in small quantity.
- memory is plenty, but slower access time.

Register allocation - Intro

► A good register allocator should strive to keep in registers the variables used more often.

"Because of the central role that register allocation plays, both in speeding up the code and in making other optimizations useful, it is one of the most important - if not the most important - of the optimizations."



Hennessy and Patterson (2006) - [Appendix B; p. 26]

Expected behavior of register allocation:

- Input: a CFG with basic blocks with 3-address code (and pseudo-registers, aka temporaries)
- Output : same CFG but without pseudo-registers:
 - replace with physical registers as much as possible.
 - if not **splill**, ie allocate a place in memory.
 - all copies assigned to the same physical registers ("moves") can be removed: **coalescing**

Laure Gonnord (Lyon1/FST)	Compilation (#7): Register Alloc	2016	«– 5 / 36 <i>–</i> »	Laure Gonnord (Lyon1/FST)	Compilation (#7): Register Alloc	2016	«– 6 / 36 –»
	Register allocation - Intro			Re	gister allocation - Intro		

What for ?

Register constraints

Some variable are assigned to some specific registers (compiler, architecture constraints)



The key notion: liveness

Observation

Two variables that are simultaneously **alive** must be assigned different registers.

(formal definition of alive follows)

r1,r2,r3 are used to pass function arguments here.

Register assignment is NP-complete

Theorem

Given P and K general purpose registers, is there an assignment of the variables P in registers, such that (i) every variable gets at least one register along its entire live range, and (ii) simultaneously live variables are given different registers ?

Gregory Chaitin has shown, in the early 80's, that the register assignment problem is NP-Complete (register allocation via coloring, 1981)

3-phase algorithm

- Liveness analysis
 - When is a given value necessary for the rest of the computation?
- Interference graph
 - A graph that encodes which pseudo-registers cannot be mapped to the same location.

← 12 / 36 →

- Graph coloring then register allocation.
 - The effective allocation: physical registers and stack allocation for pseudo-registers.



Liveness analysis

In the sequel we call **variable** a pseudo-register or a physical register.

Alive Variable

In a given program point, a variable is said to be *alive* if the value she contains may be used in the rest of the execution.

May: non decidable property ► overapproximation.

Important remark: here a block = a statement/program point. We have the same kind of analyses with block=basic block.

An example for live ranges

Definition

A variable is **live** at the exit of a block if there exists a path from the block to a use of the variable that does not redefine the variable.



► The information flow is **backward**: from uses to definitions.



Data flow equation: solving

Steps

 $LV_{entry}(\ell)$ denoted by $In(\ell)$, $LV_{entry}(\ell)$ by $Out(\ell)$ initilisation to emptysets is not depicted.

			Step 1		Ste	ep 2	Step 3 (stable)
ℓ	$kill(\ell)$	$gen(\ell)$	$In(\ell)$	$Out(\ell)$	$In(\ell)$	$Out(\ell)$	$In(\ell)$
1	$\{x\}$	Ø	Ø	Ø	Ø	Ø	Ø
2	$\{y\}$	Ø	Ø	Ø	Ø	$\{y\}$	Ø
3	$\{x\}$	Ø	Ø	$\{x, y\}$	$\{y\}$	$\{x, y\}$	$\{y\}$
4	Ø	$\{x, y\}$	$\{x, y\}$	$\{y\}$	$\{x, y\}$	$\{y\}$	$\{x, y\}$
5	$\{z\}$	$\{y\}$	$\{y\}$	$\{z\}$	$\{y\}$	$\{z\}$	$\{y\}$
6	$\{z\}$	$\{y\}$	$\{y\}$	$\{z\}$	$\{y\}$	$\{z\}$	$\{y\}$
7	$\{x\}$	$\{z\}$	$\{z\}$	Ø	$\{z\}$	Ø	$\{z\}$

Laure Gonnord (Lyon1/FST)	Compilation (#7): Register Alloc	2016	«– 17 / 36 <i>–</i> »	Laure Gonnord (Lyon1/FST)	Compilation (#7	: Register Alloc	2016	«– 18 / 36 <i>-</i> »
A tou	r on data-flow Analyses	A first example: Liveness Analysis			At	our on data-flow Analyses	Other data-flow analyses		

Final result and use

Backward analysis and we want the smallest sets, here is the final result : (we assume all vars are dead at the end).

ℓ	$LV_{entry}(\ell)$	$LV_{exit}(\ell)$
1	Ø	Ø
2	Ø	$\{y\}$
3	$\{y\}$	$\{x, y\}$
4	$\{x, y\}$	$\{y\}$
5	$\{y\}$	$\{z\}$
6	$\{y\}$	$\{z\}$
7	$\{z\}$	Ø

► Use : Dead code elimination ! Note : can be improved by computing the use-defs paths. (see Nielson/Nielson/Hankin)

Outline



2 A tour on data-flow Analyses

- A first example: Liveness Analysis
- Other data-flow analyses

Back on register allocation

Here:

- Initialise LV sets to Ø.
- Compute *LV*_{entry} sets, then *LV*_{exit}, and continue.
- Stop when a fix point is reached.

(vector of) Sets are strictly growing, and the live range set is at most the set of all variables, thus this algorithm terminates.

Common suboxprossions Outlin	
Common subexpressions Outin	e
Avoiding the computation of an (arithmetic) expression :	
x:=a+b;	
y:=a*b; while(y>a+b) do	A tour on data-flow Analyses
a:=a+a; x:=a+b;	Back on register allocation
done	

Laure Gonnord (Lyon1/FST)	Compilation (#7): Register Alloc	2016	«– 21 / 36 <i>–</i> »	Laure Gonnord (Lyon1/FST)	Compilation (#7): Register Alloc	2016	«– 22 / 36 <i>–</i> »
В	ack on register allocation			Ba	ck on register allocation		

Interference



▶ tmp1 is in conflit with tmp2 (because of instruction 3) denoted by $tmp_1 \bowtie tmp_2$.

Important remark: technically, ADD tmp5, tmp4, 0 is a move instruction

Interference graph

A denotes $tmp1, \ldots \bowtie$ defines a graph:



We want a correct allocation with respect to \bowtie :

 $tmp_1 \bowtie tmp_2 \implies Alloc(tmp_1) \neq Alloc(tmp_2).$

Graph coloring.

Running example

Kempe's simplification algorithm 1/2



On the interference graph (without coalesce edges):

Proposition (Kempe 1879)

Suppose the graph contains a node m with fewer than K neighbours. Then if $G'=G\setminus\{m\}$ can be colored, then G can be colored as well.

▶ Pick a low degree node, and remove it, and continue until remove all (the graph is K-colorable) or ...



Greedy coloring example 1/2 Greedy coloring example 2/2 $\begin{array}{c} d\\ \hline a\\ \hline b\\ \hline c\\ \hline e\\ \hline r2\\ \hline r1\\ \hline r3 \end{array}$ (r2) r2 c e r2 r1 r3 3 rl rl 4 r1 3 r1 r3 r3 r3 4 r3 a b c r2 r1 r3 r2 r2 $\begin{array}{c} e \\ \hline r2 \\ \hline r1 \\ \hline r3 \end{array}$ rl rl r3 r3 r2 r2 b c e r2 r1 r3 rl r2 r1 r3 r3 r3 Laure Gonnord (Lyon1/FST) Compilation (#7): Register Alloc 2016 «- 29 / 36 Laure Gonnord (Lyon1/FST) Compilation (#7): Register Alloc 2016 «- 30 / 36 Back on register allocation Back on register allocation

If the graph is not colorable

Non-colored variables are named spilled pseudo-registers.

Idea: Modify the code to lower the number of simultaneously alive registers. Plenty of solutions, the simplier is to reserve a *dedicated place for a given spilled variable*, and store and load from memory:

ADD temp5, temp4, temp3

ADD temp6, temp5, #5

becomes:

```
ADDINMEMORY [placefortemp5], temp4, temp3 ....
```

ADDxx temp6, [placefortemp5], #5

But we do not have this kind of instruction in our machine!

One solution for spilled variables

We invent 2 versions of the same variable (**live-range splitting**), and modify the code into:

```
ADD temp51, temp4, temp3
ST temp51 [placeinmemory]
..
LD temp52 [placeinmemory]
ADD temp6, temp52, #5
```

▶ But now we have to allocate these two new variables!

We relaunch the coloring algorithm. This is called iterative register coloring. (see Exercise Sheet 4)

An example

Consider the following assembly code, where $t1, \ldots, t8$ are temporaries to be allocated:

ld t1,[a1]

- ld t2,[a2]
- sub t3,t1,t2
- ld t4,[b1]
- ld t5,[b2]
- sub t6,t4,t5
- MOV(t7,t6)
- add t8,t3,t7
 - Draw the liveness intervals and the interference graph.
 - Apply the simplification coloring with K = 3 registers. Give the final code.
 - Apply the **iterative** coloring with K = 2 registers. Give the final code.

Laure Gonnord (Lyon1/FST) Compilation (#7): Register All-	2016 «- 33 / 3	/ 36> Laure Gonnord (Lyon1/FST)	Compilation (#7): Register Alloc	2016	«– 34 / 36 –»
Back on register allocation			Back on register allocation		

Other Algorithms

- Linear scan: greedy coloring of interval graphs. (see Fernando Pereira's slides on register allocation: 18 to 35)
- Iterative Register Coalescing (George/Appel, TOPLAS, 1996) (same, from slides 44), which uses "coalesce edges" (variables are related by move instructions).
- Plenty of other heuristics for splilling.



A nice result

Chordal graphs are P-colorable

For certain classes of graphs, graph coloring is P. This is the case for **cordal graphs** where every cycle with 4 or more edges has a chord (connects 2 vertices in the cycle but not part of the cycle).

Important result (Sebastian Hack): Programs in strict SSA form have this property.

▶ Pereira Palsberg Register allocation (APLAS 2005).

Physical Memory Allocation

We will invent physical memory places from the stack pointer (see next course).

Compilation (#8) : Functions: syntax and code generation MIF08

Laure Gonnord Laure.Gonnord@univ-lyon1.fr

nov 2016



Big picture

So far:

- All variables were global.
- No function call.

Inspiration: N. Louvet, Lyon1 (archi part), C. Alias (code gen part).

Frant and	Laure Gonnord (Lyon1/FST) Compilation (#8): functions 2016 «- 2 / 29
riont-end	rioiit-eila
Outline	Concrete syntax 1/2
	we add variable declaration (with the var keyword):
	vardecl : VAR ID ASSIGN expr ;
1 Front-end	 blocks are like before:
2 Syntax-Directed Code Generation	block : stat* #statList ; stat_block : OBRACE block CBRACE stat ;
	 procedures declaration:
	declproc: : PROC ID IS stat ;

Front-end

Front-end

Concrete syntax 2/2

Abstract syntax

And now there will two new kinds of statements:

```
stat
: assignment
| if_stat
| while_stat
| log
| CALL ID
| BEGIN declvar* declproc* block_stat END
;
```

▶ We can declare local procedures inside local procedures.

On board : add new concrete syntax for functions.

WLOG, we will only consider programs with procedures:



A bit about Typing

Outline

Two important remarks:

- Now that variables are local, the typing environnement should also be updated each time we enter a procedure.
- Type checking for functions: construct the type from definitions, check when a call is performed (see the course on typing ML).

Front-end



- Procedure call in LC-3
- Code Generation for functions

Laure Gonnord (Lyon1/FST)	Compilation (#8): functions	2016	«– 9 / 29 –»	Laure Gonnord (Lyon1/FST)	Compilation (#8): functions	2016	«– 10 / 29 –»
Syntax-Directe	ed Code Generation Procedure call in LC-3			Syntax-Direc	cted Code Generation Procedure call in LC-3		

Routines

A procedure/routine in assembly is just a piece of code

- its first instruction's address is known and tagged with a label.
- the JSR instruction jumps to this piece of code (routine call).
- at the end of the routine, a RET instruction is executed for the PC to get the address of the instruction after the routine call.

Routines in LC-3, how? JSR

When a routine is called, we have to store the address where to come back:

- syntax : JSR label
- action : R7 <- PC ; PC <- PC + SEXT(PCoffset11)
 - $-1024 \le Sext(Offset11) \le 1023$.
 - if adl is the JSR instruction's address, the branching address is:

adM = adI+1+Sext(PCOffset11), with $adI - 1023 \le adM \le adI + 1024$.

Slides coming from the architecture course, N. Louvet

Routines in LC-3, how RET

Inside the routine code, the RET instruction enables to come back:

• syntax : RET

• action : PC <- R7

Writing routines

Call to the sub routine:

... JSR sub ; R7 <- next line address ...

The last instruction of the routine is RET :

; sub routine sub: RET ; back to main

Laure Gonnord (Lyon1/FST) Compilation (#8): functions 2016								
Syntax-Directed Code Generation Procedure call in LC-3 Syntax-Directed Code Generation Procedure call in LC-3	Laure Gonnord (Lyon1/FST)	Compilation (#8): functions	2016	«– 13 / 29 <i>–</i> »	Laure Gonnord (Lyon1/FST)	Compilation (#8): functions	2016	«— 14 / 29 —»
	Syntax-Dir	ected Code Generation Procedure call in LC-3			Syntax-Direc	cted Code Generation Procedure call in LC-3		

An example - strlen, without routine

String length routine 1/2

.ORIG x3000 strlen call (the result will be stored in R0). LEA RO, string ; AND R1,R1,O ; .ORIG x3000 LDR R2,R0,0 loop: ; ; Main program BRz end ; LEA RO, string ; RO <- @(string) ADD RO,RO,1 ; JSR strlen ; routine call ADD R1,R1,1 : ST R0,1g1 BR loop HALT end: ST R1, res HALT ; Data ; Constant chain string: .STRINGZ "Hello World" string: .STRINGZ "Hello World" lg1: .BLKW #1 .BLKW #1 res: .END

String length routine 2/2

Routines in LC-3: chaining routines

strlen	: AND R1,R1,O	•
loop:	LDR R2,R0,0	;
	BRz end	;
	ADD RO,RO,1	;
	ADD R1,R1,1	;
	BR loop	
end:	ADD RO,R1,O	; RO <- R1
	RET	; back to main (JMP R7)
	.END	; END of complete prog

If a routine needs to call another one:

- Some temporary registers may have to be stored somewhere
- Its return address (in R7!) needs also to be stored.
- ▶ Store in the stack (R6) before, restore after.

Laure Gonnord (Lyon1/FST)	Compilation (#8): functions	2016	«– 17 / 29 –»	Laure Gonnord (Lyon1/FST)	Compilation (#8): functions	2016	«– 18 / 29 <i>–</i> »
Syntax-Directed Code Generation Code Generation for functions				Syntax-Direct	ted Code Generation Code Generation for functions		

Outline

Front-end

Syntax-Directed Code Generation

- Procedure call in LC-3
- Code Generation for functions

Rules of the game

We still have our LC3 machine with registers:

- general purpose registers R0 to R5.
- a stack pointer (SP), here R6.
- a frame pointer (FP), here R7

Simplification: no imbricated function declaration.

▶ when call p, there is a unique p code labeled by p :

Key notion: activation record - Vocabulary 1/2

Key notion: activation record - Vocabulary 2/2

(picture needed)

- Any execution instance of a function is called an **activation**.
- We can represent all the activations of a given program with an **activation tree**.

During execution, we need to keep track of alive activations:

- Control stack
- An activation is pushed when activated
- When its over, it is poped out.

► Notion of activation record that stores the information of one function call at execution.

► The compiler is in charge of their management. Slides inspired by C. Alias

Laure Gonnord (Lyon1/FST)	Compilation (#8): functions	2016	«– 21 / 29 –»	Laure Gonnord (Lyon1/FST)	Compilation (#	#8): functions	2016	«– 22 / 29 –»
Syntax-Directer	d Code Generation Code Generation for functions			Syntax-Directo	ed Code Generation	Code Generation for functions		

Activation record of a given function



The frame pointer (ARP or FP) points to the current activation record (first spilled variable).

Code generation 1/2

For functions, we have to reserve (local) place before knowing the number of spilled variables!

int f(x1,x2) S; return e		
	code.addMacro(PUSH R7)	#store @ret
	code.addcopy(R6,R7)	#R7<-R6
	code.addCode(ADD R6 R6 xx)	<pre>#xx= future nb of spilled vars</pre>
	code.addCode(LDR tmp1 R7 -1)	#arg1
	code.addCode(LDR tmp2 R7 -2)	#arg2 (in rev order)
	CodeGenSmt(S)	<pre>#under the context x1->tmp1</pre>
	dr<-CodeGen(e)	#same!
	code.addcopy(dr,R0) #convent	ion return val in RO
	code.addMacro(RET,2+xx) #desa	lloc args + spilled vars + retur

▶ CodeGenSmt must be called with a modified map.

Code generation 2/2

A simple example 1/3

call f(e1,e2)	
	<pre>Gencodesaveregisters() #save current values of reg. dr <- newtmp dr1=Gencode(e1) code.addMacro(PUSH dr1) dr2=Gencode(e2) code.addMacro(PUSH dr2) code.add(JSR f) #return @ in R7 code.addcopy(r0,dr) # dr <- returned value Gencoderestoreregisters() #restore curr values of reg. return dr</pre>

Generate code and draw the activation records during the call execution of f:

int f(x) {return x+1;}

```
main:
z:=f(7);
```

Laure Gonnord (Lyon1/FST)	Compilation (#8): functions	2016	«– 25 / 29 –»	Laure Gonnord (Lyon1/FST)	Compilation (#8)): functions	2016	«– 26 / 29 –»
Syntax-Directed Code Generation Code Generation for functions				Syntax-Dir	ected Code Generation	Code Generation for functions		

A simple example 2/3

A simple example 3/3

main: PUSH(RO,R1....R5) #should be replaced by R6 manipulation. AND tmp1 tmp1 0 ADD tmp1 temp1 7 PUSH(tmp1) JSR f AND tmp2 tmp2 0 AND tmp2 R0 0 pop(R5...,R1,R0) #but not the register associated to temp2 [use of temp2 here]

f: PUSH(R7)

COPY(R6,R7)					
ADD R6 R6 xx	<pre>#xx=number of spilled vars</pre>				
LDR tmp1 R7 #1	#first argument				
ADD tmp2 tmp1 1					
COPY(tmp2,RO)	#store result in RO				
COPY(R7,R6)	#this is postlude				
ADD R6 R6 -1	#1 argument				
POP(R7)					

Register allocation gives tmp1, tmp2 are allocated in R1 (or R0 if we are clever). Thus xx=0.

To go further

- How to implement the different calling conventions? (here, call by value)?
- How to implement imbricated functions (dynamic link, static link).
- How to store more complex types (arrays, structs, user defined types)?

Compilation (#8): functions