# Lab 5

## **Code generation with smart IRs**

## Objective

- Construct a CFG, and the interference graph.
- Allocate registers and produce final code.

During the previous lab, you wrote a dummy code generator for the Mu language. In this lab the objective is to generate a more efficient LEIA code.

**Installations** We're going to use graphviz for visualization. If it is not already installed (e.g. on your personal machine), install it, for instance with:

apt-get install graphviz-dev

You may have to install the following PYTHON packages:

```
pip3 install --user networkx
pip3 install --user graphviz
pip3 install --user pygraphviz \
    --install-option="--include-path=/usr/include/graphviz" \
    --install-option="--library-path=/usr/lib/graphviz/"
```

## 5.1 CFG construction

In class we have presented CFGs with maximal basic blocks. In this lab we will implement CFGs with minimal basic blocks that is CFG with one node per line of code/instruction (even comments).

#### EXERCISE #1 ► CFG By hand

What are the expected result of the CFG construction from the 3-address code of Lab5 for each of these programs ?

var n,u,v:int;	var x,y:int;	var x:int;
n=6;	x=2;	x=0;
u=12;	if $(x < 4)$	while $(x < 4)$ {
v=n+u	x=4;	x=x+1;
log(v);	else	}
	x=5;	
	log(x)	

#### EXERCISE #2 ► CFG Construction (demo)

We adapted APICodeLEIA to be able to deal with CFGs. Now Instructions have a list of predecessors (self.\_in) and successors (self.\_out) and a LEIAProg contains the initial control point (self.\_start) from which we can traverse the graph. This new feature allows us to easily construct the CFG of a program.

Constructing the graph consists in minor modifications of the code generation visitor you made in Lab 4. We give you the construction for all idioms. In this exercise, you only have to understand and test the provided code.

In order to print the CFG, Main.py already contains a call to the (printDot) function that generates a dot file from the CFG. This dot file and its corresponding pdf file will be generated next to the mu input file.

To print the dot file you have to modify a boolean variable in Main.py file. The file is printed as <name>.dot.pdf in the same directory as the source file.

- 1. Test for lists of assignments (for instance testdataflow/df01.mu) You should see a chain of blocks.
- 2. Same for boolean expressions, and tests.
- 3. Same for while loops ....
- 4. Propose appropriate examples and draw nice pictures!

#### 5.2 Liveness analysis and Interference graph

For the liveness analysis, we recall the notations. A variable at the left-hand side of an assignement is *killed* by the block. A variable whose value is used in this block (before any assignment) is *generated*.

$$LV_{exit}(\ell) = \begin{cases} \emptyset & \text{if } \ell = \text{final} \\ \bigcup \{LV_{entry}(\ell') | (\ell, \ell') \in flow(G) \} \end{cases}$$

 $LV_{entry}(\ell) = (LV_{exit}(\ell) \setminus kill_{LV}(\ell)) \cup gen_{LV}(\ell)$ 

The sets are initialised to  $\emptyset$  and computed iteratively, until reaching a fixpoint. From now on, you have to modify APICodeLEIA.py

EXERCISE #3 ► Liveness Analysis, Initialisation

Initialise the Gen(B) and Kill(B) for each kind of instruction (add, let, ...). This corresponds to the 11 TODOS ADD GEN KILL INIT IF REQUIRED.

We give you an example for the print instruction. Be careful to properly handle the following cases:

add temp1 temp1 12

#### and

.let temp1 42

As an example, here is the expected initialisation for testsdataflow/df04.mu:

<pre>pc = 0 gen: {} kill: {}</pre>	<pre>pc = 9 gen: {temp_1,temp_3} kill: {}</pre>	<pre>pc = 14 gen: {} kill: {}</pre>
<pre>pc = 1 gen: {} kill: {temp_2}</pre>	<pre>pc = 10 gen: {} kill: {temp_4}</pre>	pc = 5 gen: {} kill: {}
<pre>pc = 2 gen: {temp_2} kill: {temp_1}</pre>	<pre>pc = 7 gen: {} kill: {}</pre>	<pre>pc = 15 gen: {} kill: {temp_6}</pre>
<pre>pc = 3 gen: {} kill: {}</pre>	<pre>pc = 11 gen: {temp_4} kill: {}</pre>	<pre>pc = 16 gen: {temp_6} kill: {temp_1}</pre>
<pre>pc = 6 gen: {} kill: {temp_3}</pre>	<pre>pc = 12 gen: {} kill: {temp_5}</pre>	pc = 17 gen: {r7} kill: {r7}
<pre>pc = 8 gen: {} kill: {temp_4}</pre>	<pre>pc = 13 gen: {temp_5} kill: {temp_1}</pre>	pc = 4 gen: {} kill: {}

#### EXERCISE #4 ► Liveness Analysis, fixpoint. (Only test!)

We implemented for you the fixpoint iteration as a method (doDataflow) in APICodeLEIA.py "while it is not finished, store the old values, do an iteration, decide if its finished". The doDataflow program method makes calls to do\_dataflow\_onestep instruction methods. The result (live in, live out sets of variables, are stored in mapin and mapout member sets of the LEIAProg class).

All you have to do in this exercice is to check that the results that are obtained with with analysis are correct at least for the examples of the testsdataflow/ directory. As an example, here is the expected output for testsdataflow/df04.mu:  $^{1}$ 

```
In: {0: {}, 1: {}, 2: {temp_2}, 3: {temp_1}, 4: {}, 5: {r7},
6: {temp_1}, 7: {r7,temp_4}, 8: {temp_3,temp_1},
9:{r7,temp_3,temp_4,temp_1}, 10: {r7}, 11: {r7,temp_4}, 12: {},
13:{temp_5}, 14: {}, 15: {r7}, 16: {temp_6,r7}, 17: {r7}}
Out: {0: {}, 1: {temp_2}, 2: {temp_1}, 3: {temp_1}, 4: {},
5: {r7}, 6:{temp_3,temp_1}, 7: {r7,temp_4},
8: {temp_3,temp_4,temp_1}, 9:{r7,temp_4}, 10: {r7,temp_4},
11: {r7}, 12: {temp_5}, 13: {}, 14: {}, 15: {temp_6,r7},
```

## EXERCISE #5 ► Interference graph (TODO)

We recall that two temporaries x, y are in conflict if they are simultaneously alive after a given instruction, which means:

- There exists a block (an instruction) *b* and  $x, y \in LV_{out}(b)$
- OR There exist a block *b* such that  $x \in LV_{out}(b)$  and *y* is defined in the block
- · OR the converse.

16:  $\{r7\}$ , 17:  $\{\}\}$ 

For the two last cases, consider the following list of instructions:

y=2 x=1 z=y+1

where *x* is not alive after the x=1 statement, however *x* is in conflict with *y* since we generate the code for x=1 while *y* is alive<sup>2</sup>.

From the result of the previous exercise, construct the interference graph of your program (each time a pair of temporaries are in conflict, add an edge between them). We give you a non-oriented graph API (LibGraph.py) for that. Use the print\_dot method and relevant tests to validate your code.

As an example, here is the conflict graph that should be obtained for df04.mu:



<sup>&</sup>lt;sup>1</sup>Here  $r_7$  is the register we use to encode nop instructions, we can ignore it while during the dataflow analysis (but not during code generation!)

<sup>&</sup>lt;sup>2</sup>Another solution consists in eliminating dead code before generating the interference graph.

### 5.3 Register allocation and code production

Instead of the iterative algorithm of the course, we will implement the following algorithm for k register allocation <sup>3</sup>:

- Color the interference graph with k 3 colors.
- All the other variables will be allocated on the stack. To compute the offset from the stack pointer (*r*6), recolor the subgraph of remaining variables with an infinite number of colors.

Then the memory allocation:

- For non-spilled variable: replace the temporary with its associated color/register.
- For spilled variables: do the same as "all in mem" in Lab 4!

#### EXERCISE #6 ► Register Allocation

Use the algorithm (with k=8) and the coloration method of the LibGraphes class to allocate registers (or a place in memory). For that you have to complete the program method smart\_alloc. Comments will help you design this (non trivial) function. The allocation itself is done by statement rewriting, like in Lab5. You do not have to modify Allocations.py, we did the rewriting for you.

Validate your allocation on tiny well chosen test files (especially tests that augment the register pressure) and all the benchmarks of the previous lab. We adapted the previous script for that.

On the df04.mu example, the graph coloring succeeds with:



#### EXERCISE #7 ► Massive tests

Comment out all the print dot instructions, debug, ... and test on all test files you have.

 $<sup>^{3}</sup>k = 8$  this year!