

## **Compilation de Programmes (MIF08)**

---

**Cahier de TD, janvier 2020**

# Contents

<b>1</b>	<b>RISCV Architecture, Lexical Analysis and Grammars</b>	<b>3</b>
1.1	The RISCV architecture	3
1.2	Lexical Analysis	3
1.3	Grammars	3
<b>2</b>	<b>AST, Attributions, Types</b>	<b>4</b>
2.1	Derivation trees and attributions	4
2.2	The MiniC language	4
2.3	Typing	5
<b>3</b>	<b>3-address Code Generation, Liveness</b>	<b>7</b>
3.1	Code generation with temporaries	7
3.2	Liveness analysis	7
3.2.1	Liveness by hand	7
3.2.2	Liveness with fixpoint!	8
<b>4</b>	<b>Register allocation and final code generation</b>	<b>11</b>
4.1	Register Allocation	11
<b>A</b>	<b>RISCV Assembly Documentation (ISA), rv64g</b>	<b>13</b>
A.1	Installing the simulator and getting started	13
A.2	The RISCV architecture	13
A.3	RISC-V Assembly Programmer's Manual - adapted for CAP and MIF08	13
A.3.1	Copyright and License Information - Documents	13
A.3.2	Registers	14
A.3.3	Instructions	15
A.3.4	Assembler directives for CAP and MIF08	17
A.3.5	Assembler Relocation Functions	17
A.3.6	Instruction encoding	17
<b>B</b>	<b>Code Generation Rules</b>	<b>20</b>

# TD 1

## RISCV Architecture, Lexical Analysis and Grammars

### 1.1 The RISCV architecture

We give you the “RISCV cheat sheet”. The objective is to recall concepts from the architecture course and manipulate the assembly code of the architecture you will compile to.

Your teaching assistant will make a demo of the RISCV simulator during this session.

#### EXERCISE #1 ▶ TD

On paper, write (in RISCV assembly language) a program which initializes the *R0* register to 1 and increments it until it becomes equal to 8.

#### EXERCISE #2 ▶ C to RISCV- **Skip if you are late**

Translate into RISCV code the following C-code:

```
x=5;
if (x>12) y=70; else y=x+12;
```

### 1.2 Lexical Analysis

A bit of ANTLR4 syntax is given as companion material (on the course website).

#### EXERCISE #3 ▶ **Regular expressions for lexing**

Use the ANTLR4 syntax to define ANTLR4 macros to define:

1. Identifiers : any sequence of letters, digits and `_` that does not begin by a digit nor `_`.
2. Floats like `-3.96` (the sign is optional, but the dot is not).
3. Scientific notation like `-1.6E - 12`.

#### EXERCISE #4 ▶ **Romans numbers**

Write an ANTLR4 lexical file that reads and interprets Roman numerals : *IV* → 4 ... You can use the fact that the lexical analysis always takes the rule to match the longest subchain.

### 1.3 Grammars

All grammars will use the ANTLR4 syntax.

#### EXERCISE #5 ▶ **Well-founded parenthesis**

Write a grammar and files to accept any text with well-formed parenthesis `)` and `'[`.

# TD 2

## AST, Attributions, Types

### 2.1 Derivation trees and attributions

#### EXERCISE #1 ► Arithmetic expressions

Let us consider the following grammar (the end of an expression is a semicolon):

$$\begin{aligned} Z &\rightarrow E; \\ E &\rightarrow E + T \\ E &\rightarrow T \\ T &\rightarrow T * F \\ T &\rightarrow F \\ F &\rightarrow (E) \\ F &\rightarrow i \end{aligned}$$

- What are the derivation trees for  $1 + 2 + 3$ ;  $1 + 2 * 3$ ;  $(1 + 2) * 3$ ;
- Attribute the grammar to evaluate arithmetic expressions.

#### EXERCISE #2 ► Declarations of variables

Write a grammar that accepts declarations of variables like:

```
int x=1;
float y,z;
int t;
float u,v=0;
```

and rejects:

```
int x, int y;
```

Then write an attribution that prints individual declarations (of the first case) like:

```
int x=1; float y; float z; int t; float u; float v=0;
```

#### EXERCISE #3 ► Prefixed expressions

Consider prefixed expressions like  $* + * 3 4 5 7$  (or  $* + 1 2 * 3 4$ ) and assignments of such expressions to variables:

$a = * + * 3 4 5 7$ . Identifiers are allowed in expressions.

- Give a grammar that recognizes lists of such assignments.
- Write derivations trees.
- Write grammar rules to compute the values of the expressions.
- Write grammar rules to construct infix assignments during parsing: the former assignment will be transformed into the *string*  $a = (3 * 4 + 5) * 7$ . Be careful to avoid useless parentheses.
- Modify the attribution to verify that the use of each identifier is done after his first definition.

### 2.2 The MiniC language

The objective here is to be familiar with the grammar of the language we will compile.

#### EXERCISE #4 ► MiniC-grammar

Here is the (simplified) grammar for the MiniC language (expr are numerical or boolean expressions):

```

grammar MiniC;

prog: function* EOF #progRule;

function: INTTYPE ID OPAR CPAR OBRACE vardecl_l block RETURN INT SCOL CBRACE #funcDecl;

vardecl_l: vardecl* #varDeclList;

vardecl: typee id_l SCOL #varDecl;

id_l
  : ID          #idListBase
  | ID COM id_l #idList
  ;

block: stat* #statList;

stat
  : assignment SCOL
  | if_stat
  | while_stat
  | print_stat
  ;

assignment: ID ASSIGN expr #assignStat;

if_stat: IF condition_block (ELSE IF condition_block)* (ELSE stat_block)? #ifStat;

condition_block: OPAR expr CPAR stat_block #condBlock;

stat_block
  : OBRACE block CBRACE
  | stat
  ;

while_stat: WHILE OPAR expr CPAR stat_block #whileStat;

print_stat
  : PRINTINT OPAR expr CPAR SCOL #printintStat
  | PRINTFLOAT OPAR expr CPAR SCOL #printfloatStat
  | PRINTSTRING OPAR expr CPAR SCOL #printstringStat
  ;

expr_l
  : /* Nothing */ #exprListEmpty
  | expr #exprListBase
  | expr COM expr_l #exprList
  ;

expr
  : MINUS expr #unaryMinusExpr
  | NOT expr #notExpr
  | expr myop=(MULT|DIV|MOD) expr #multiplicativeExpr
  | expr myop=(PLUS|MINUS) expr #additiveExpr
  | expr myop=(GT|LT|GTEQ|LTEQ) expr #relationalExpr
  | expr myop=(EQ|NEQ) expr #equalityExpr
  | expr AND expr #andExpr
  | expr OR expr #orExpr
  | atom #atomExpr
  ;

atom
  : OPAR expr CPAR #parExpr
  | (INT | FLOAT) #numberAtom
  | (TRUE | FALSE) #booleanAtom
  | ID #idAtom
  | STRING #stringAtom
  ;

```

Write a valid program for this grammar.

## 2.3 Typing

We recall (some of) the rules of the course for Typing:

$\frac{\Gamma \vdash e_1 : \text{int} \quad \Gamma \vdash e_2 : \text{int}}{\Gamma \vdash e_1 + e_2 : \text{int}}$	$\frac{\Gamma(x) = t \quad t \in \{\text{int}, \text{bool}\}}{\Gamma \vdash x : t}$	$\frac{\Gamma \vdash e_1 : \text{int} \quad \Gamma \vdash e_2 : \text{int}}{\Gamma \vdash e_1 < e_2 : \text{bool}}$
$\frac{\Gamma \vdash e : t \quad \Gamma \vdash x : t \quad t \in \{\text{int}, \text{bool}\}}{\Gamma \vdash x = e : \text{void}}$	$\frac{\Gamma \vdash b : \text{bool} \quad \Gamma \vdash S : \text{void}}{\Gamma \vdash \text{while}(b)\{S\} : \text{void}}$	

**EXERCISE #5 ▶ Typing under given environment**

Considering  $\Gamma = \{x_1 \mapsto \text{int}\}$ , prove that the given sequence of instructions is well typed:

```
x1 = 3 ;
while (x1 < 15) {
  x1 = x1 + 1 ;
}
```

**EXERCISE #6 ▶ Construction of Gamma with variable declarations**

Using the following rules:

$$\frac{t \quad vlist; \rightarrow_d [v \mapsto t \text{ for } v \text{ in } vlist]}{D_1 \rightarrow_d \Gamma_1 \quad D_2 \rightarrow_d \Gamma_2 \quad \text{Dom}(\Gamma_1) \cap \text{Dom}(\Gamma_2) = \emptyset} \quad D1; D_2 \rightarrow_d \Gamma_1 \cup \Gamma_2$$

Compute  $\Gamma$  the typing environnement for the given list of declarations:

```
int x;
bool b1, b2;
```

**EXERCISE #7 ▶ Boolean expressions**

Write all rules to type boolean expressions of MiniC.

# TD 3

## 3-address Code Generation, Liveness

### 3.1 Code generation with temporaries

The code we generate will have an unbounded number of temporaries (`tmp0`, `tmp1`, ...) but actual RISC-V instructions (`add`, `and`, ...) except for the conditional `Jump`.

The instruction set and documentation for the RISC-V machine can be found in Appendix A.

The code generation functions (see Appendix B) have the following signatures:

`GenCodeExpr` :  $AExp \rightarrow Code^* \times \mathbb{N}$

`GenCodeSmt` :  $Inst \rightarrow Code^*$

where  $Code^*$  is a sequence of 3-address instructions (RISC-V with temporaries). As a side effect, the code generation for statements might update a map  $Var \rightarrow \mathbb{N}$  (program variable to a temporary where to find its current value).

Auxiliary functions:

`newTemp()` :  $\rightarrow \mathbb{N}$

`newLabel()` :  $\rightarrow \mathbb{N}$

#### EXERCISE #1 ► By hand!

Using the code generation rules for the RISC-V machine, generate the three-address RISC-V code for the following (MiniC) program:

```
int main(){
    int a,n;

    n = 1;
    a = 7;
    while (n < a) {
        n = n+1;
    }

    return 0;
}
```

#### EXERCISE #2 ► A new operator for expressions

Write a code generation rule for the `xor` boolean operator **without using the native RISC-V operator**.

#### EXERCISE #3 ► A new langage construction

Write a code generation rule for the `repeat S until e` statement.

### 3.2 Liveness analysis

#### 3.2.1 Liveness by hand

#### EXERCISE #4 ► Liveness by hand - CC 2016

In Figure 3.1, we give a CFG and we recall that a *variable is alive after a block if there exists a path from this block to one use of this variable that do not contain a definition of it*.

1. (by hand) Fill the array with "out"-alive variables for each block.
2. Remove dead code.




Figure 3.1: CFG and alive variables to complete

### 3.2.2 Liveness with fixpoint!

Let us recall the notations here: A variable at the left-hand side of an assignment is *killed* by the block. A variable whose value is used in this bloc (before any assignment) is *generated*.

$$LV_{exit}(\ell) = \begin{cases} \emptyset & \text{if } \ell = \text{final} \\ \bigcup \{LV_{entry}(\ell') \mid (\ell, \ell') \in flow(G)\} & \end{cases}$$

$$LV_{entry}(\ell) = (LV_{exit}(\ell) \setminus kill_{LV}(\ell)) \cup gen_{LV}(\ell)$$

The sets are initialised to ∅ and computed iteratively, until reaching a fixpoint.

#### EXERCISE #5 ► Live variables

Generate the CFG for the following program:

```
while d>0 then {
  a:=b+c;
  d:=d-b;
  e:=a+f;
  if e>0 then {
    f:=a+d;
    b:=d+f;
  }
  else{
    e:=a-c;
  }
  b:=a+c;
}
```

On this CFG:

- Compute *Gen*, *Kill* for each block  $\ell$
- Compute  $In(\ell) = LV_{entry}(\ell)$  and  $Out(\ell) = LV_{exit}(\ell)$  iteratively.
- Suppress the dead code.




			Step		Step		Step		Step	
$\ell$	$kill(\ell)$	$gen(\ell)$	$In(\ell)$	$Out(\ell)$	$In(\ell)$	$Out(\ell)$	$In(\ell)$	$Out(\ell)$	$In(\ell)$	$Out(\ell)$

			Step		Step		Step		Step	
$\ell$	$kill(\ell)$	$gen(\ell)$	$In(\ell)$	$Out(\ell)$	$In(\ell)$	$Out(\ell)$	$In(\ell)$	$Out(\ell)$	$In(\ell)$	$Out(\ell)$

**EXERCISE #6 ► Live Variables**

After code generation, we obtain the following graph:



On this graph, perform liveness analysis and suppress the dead code.

$\ell$	$kill(\ell)$	$gen(\ell)$	Step		Step		Step		Step	
			$In(\ell)$	$Out(\ell)$	$In(\ell)$	$Out(\ell)$	$In(\ell)$	$Out(\ell)$	$In(\ell)$	$Out(\ell)$

## TD 4

# Register allocation and final code generation

In the following exercises we are looking for compiler independent optimisations (on the 3-address code). The goal here is to allocate registers with as few “spilled variables” as possible.

### 4.1 Register Allocation

#### EXERCISE #1 ► Code production and register allocation

Consider the expression  $E = ((n * (n + 1)) + (2 * n))$ . We assume that we have:

- The variable  $n$  is stored in the stack slot referred as  $[n]$  in the load (ld) instruction.
1. Generate a 3 address-code with temporaries and *r mem* instruction to load  $n$ . Do it as blindly as possible (no temporary recycling).
  2. (Without applying liveness analysis) Draw the liveness intervals. How many registers are sufficient to compute this expression?
  3. Draw the interference graph (nodes are variables, edges are liveness conflicts).
  4. Color this graph using the algorithm seen in the course (unbounded number of colors).
  5. Give a register allocation with  $K = 2$  registers, and rewrite code.

#### EXERCISE #2 ► Register allocation, adapted from Exam, 2016

We consider (in two columns) the following RISC-V code. The  $tmp_i$  are temporaries to be allocated (in registers, in memory). For this exercise, we consider that we have two instructions that are capable to directly read/write at memory labels (ld , sd).

```
[...]                               ;;données/résultats (.dword = 8 bytes)
ld tmp_1, label1                      label1 : .dword 2
ld tmp_2, label2                      label2 : .dword 3
sub tmp_3, tmp_1, tmp_2               label3 : .dword -1
ld tmp_4, label3                      label4 : .dword 7
ld tmp_5, label4                      label5 : .dword 0
sub tmp_6, tmp_4, tmp_5
add tmp_7, tmp_6, 0
add tmp_8, tmp_3, tmp_7
sd tmp_8, label5
ret
```

1. What is the computed expression? Where will it be stored?
2. Fill the following table with stars: put a star for a given temporary at a given line if and only if it is alive at the entry of the instruction. After the last store, all temporaries are supposed to be dead.

code	tmp_1	tmp_2	tmp_3	tmp_4	tmp_5	tmp_6	tmp_7	tmp_8
ld tmp_1, label1								
ld tmp_2, label2								
sub tmp_3, tmp_1, tmp_2								
ld tmp_4, label3								
ld tmp_5, label4								
sub tmp_6, tmp_4, tmp_5								
add tmp_7, tmp_6, 0								
add tmp_8, tmp_3, tmp_7								
sd tmp_8, label5								

3. Draw the interference graph.
4. Color the graph with the algorithm from the course with an infinite number of color (green, blue, red, black, ... in this order).
5. (We make as if we had only three available registers). We decide to spill the  $tmp_3$  register and place it in memory.

Generate the final code with two registers ( $t_3, t_4$ ), sp and fp for the stack,  $t_0, t_1, t_2$  for the spill management.

# Appendix A

## RISCV Assembly Documentation (ISA), rv64g

### About

- RISCV is an open instruction set initially developed by Berkeley University, used among others by Western Digital, Alibaba and Nvidia.
- We are using the rv64g instruction set: **Risc-V**, 64 bits, **General purpose** (base instruction set, and extensions for floating point, atomic and multiplications), without compressed instructions. In practice, we will use only 32 bits instructions (and very few of floating point instructions).
- Document: Laure Gonnord and Matthieu Moy, for CAP and MIF08.

This is a simplified version of the machine, which is (hopefully) conform to the chosen simulator.

### A.1 Installing the simulator and getting started

To get the RISCV assembler and simulator, follow instructions of the first lab (git pull on the course lab repository).

### A.2 The RISCV architecture

Here is an example of RISCV assembly code snippet (a proper main function would be needed to execute it, cf. course and lab):

---

```
addi a0, zero, 17 # initialisation of a register to 17
loop:
addi a0, a0, -1 # subtraction of an immediate
j loop # equivalent to jump xx
```

---

The rest of the documentation is adapted from <https://github.com/riscv/riscv-asm-manual/blob/master/riscv-asm.md> and <https://github.com/jameslzhou/riscv-card/blob/master/riscv-card.pdf>

### A.3 RISC-V Assembly Programmer's Manual - adapted for CAP and MIF08

#### A.3.1 Copyright and License Information - Documents

The RISC-V Assembly Programmer's Manual is

© 2017 Palmer Dabbelt [palmer@dabbelt.com](mailto:palmer@dabbelt.com) © 2017 Michael Clark [michaeljclark@mac.com](mailto:michaeljclark@mac.com) © 2017 Alex Bradbury [asb@lowrisc.org](mailto:asb@lowrisc.org)

It is licensed under the Creative Commons Attribution 4.0 International License (CC-BY 4.0). The full license text is available at <https://creativecommons.org/licenses/by/4.0/>.

- Official Specifications webpage: <https://riscv.org/specifications/>
- Latest Specifications draft repository: <https://github.com/riscv/riscv-isa-manual>

This document has been modified by Laure Gonnord & Matthieu Moy, in 2019.

### A.3.2 Registers

Registers are the most important part of any processor. RISC-V defines various types, depending on which extensions are included: The general registers (with the program counter), control registers, floating point registers (F extension), and vector registers (V extension). We won't use control nor F or V registers.

#### General registers

The RV32I base integer ISA includes 32 registers, named `x0` to `x31`. The program counter PC is separate from these registers, in contrast to other processors such as the ARM-32. The first register, `x0`, has a special function: Reading it always returns 0 and writes to it are ignored.

In practice, the programmer doesn't use this notation for the registers. Though `x1` to `x31` are all equally general-use registers as far as the processor is concerned, by convention certain registers are used for special tasks. In assembler, they are given standardized names as part of the RISC-V **application binary interface** (ABI). This is what you will usually see in code listings. If you really want to see the numeric register names, the `-M` argument to `objdump` will provide them.

Register	ABI	Use by convention	Preserved?
<code>x0</code>	zero	hardwired to 0, ignores writes	<i>n/a</i>
<code>x1</code>	ra	return address for jumps	no
<code>x2</code>	sp	stack pointer	yes
<code>x3</code>	gp	global pointer	<i>n/a</i>
<code>x4</code>	tp	thread pointer	<i>n/a</i>
<code>x5</code>	t0	temporary register 0	no
<code>x6</code>	t1	temporary register 1	no
<code>x7</code>	t2	temporary register 2	no
<code>x8</code>	s0 <i>or</i> fp	saved register 0 <i>or</i> frame pointer	yes
<code>x9</code>	s1	saved register 1	yes
<code>x10</code>	a0	return value <i>or</i> function argument 0	no
<code>x11</code>	a1	return value <i>or</i> function argument 1	no
<code>x12</code>	a2	function argument 2	no
<code>x13</code>	a3	function argument 3	no
<code>x14</code>	a4	function argument 4	no
<code>x15</code>	a5	function argument 5	no
<code>x16</code>	a6	function argument 6	no
<code>x17</code>	a7	function argument 7	no
<code>x18</code>	s2	saved register 2	yes
<code>x19</code>	s3	saved register 3	yes
<code>x20</code>	s4	saved register 4	yes
<code>x21</code>	s5	saved register 5	yes
<code>x22</code>	s6	saved register 6	yes
<code>x23</code>	s7	saved register 6	yes
<code>x24</code>	s8	saved register 8	yes
<code>x25</code>	s9	saved register 9	yes
<code>x26</code>	s10	saved register 10	yes
<code>x27</code>	s11	saved register 11	yes
<code>x28</code>	t3	temporary register 3	no
<code>x29</code>	t4	temporary register 4	no
<code>x30</code>	t5	temporary register 5	no
<code>x31</code>	t6	temporary register 6	no
pc	(none)	program counter	<i>n/a</i>

*Registers of the RV32I. Based on RISC-V documentation and Patterson and Waterman "The RISC-V Reader" (2017)*

As a general rule, the **saved registers** `s0` to `s11` are preserved across function calls, while the **argument**

**registers** a0 to a7 and the **temporary registers** t0 to t6 are not. The use of the various specialized registers such as sp by convention will be discussed later in more detail.

### A.3.3 Instructions

#### Arithmetic

add, addi, sub, classically.

```
addi a0, zero, 42
```

initialises a0 to 42.

#### Labels

Text labels are used as branch, unconditional jump targets and symbol offsets. Text labels are added to the symbol table of the compiled module.

```
loop:
    j loop
```

Jumps and branches target is encoded with a relative offset. It is relative to the beginning of the current instruction. For example, the self-loop above corresponds to an offset of 0.

#### Branching

Test and jump, within the same instruction:

```
beq a0, a1, end
```

tests whether a0=a1, and jumps to 'end' if its the case.

#### Absolute addressing

The following example shows how to load an absolute address:

```
.section .text
.globl _start
_start:
    lui a0,      %hi(msg)      # load msg(hi)
    addi a0, a0, %lo(msg)      # load msg(lo)
    jal ra, puts
2:    j 2b

.section .rodata
msg:
    .string "Hello World\n"
```

which generates the following assembler output and relocations as seen by objdump:

```
0000000000000000 <_start>:
 0: 000005b7      lui a1,0x0
      0: R_RISCV_HI20 msg
 4: 00858593      addi a1,a1,8 # 8 <.L21>
      4: R_RISCV_L012_I msg
```

**Relative addressing**

The following example shows how to load a PC-relative address:

```
.section .text
.globl _start
_start:
1:    auipc a0,    %pcrel_hi(msg) # load msg(hi)
      addi a0, a0, %pcrel_lo(1b) # load msg(lo)
      jal ra, puts
2:    j 2b

.section .rodata
msg:
    .string "Hello World\n"
```

which generates the following assembler output and relocations as seen by objdump:

```
0000000000000000 <_start>:
 0: 00000597          auipc  a1,0x0
      0: R_RISCV_PCREL_HI20  msg
 4: 00858593          addi   a1,a1,8 # 8 <.L21>
      4: R_RISCV_PCREL_LO12_I .L11
```

**Load Immediate**

The following example shows the `li` pseudo instruction which is used to load immediate values:

```
.section .text
.globl _start
_start:

.equ CONSTANT, 0xcafebabe

    li a0, CONSTANT
```

which generates the following assembler output as seen by objdump:

```
0000000000000000 <_start>:
 0: 00032537          lui    a0,0x32
 4: bfb50513          addi   a0,a0,-1029
 8: 00e51513          slli   a0,a0,0xe
c: abe50513          addi   a0,a0,-1346
```

**Load Address**

The following example shows the `la` pseudo instruction which is used to load symbol addresses:

```
.section .text
.globl _start
_start:

    la a0, msg

.section .rodata
msg:
    .string "Hello World\n"
```



### A.3.4 Assembler directives for CAP and MIF08

Both the RISC-V-specific and GNU `.-`-prefixed options.

The following table lists assembler directives:

Directive	Arguments	Description
<code>.align</code>	integer	align to power of 2 (alias for <code>.p2align</code> )
<code>.file</code>	"filename"	emit filename FILE LOCAL symbol table
<code>.globl</code>	symbol_name	emit symbol_name to symbol table (scope GLOBAL)
<code>.local</code>	symbol_name	emit symbol_name to symbol table (scope LOCAL)
<code>.section</code>	[{.text,.data,.rodata,.bss}]	emit section (if not present, default <code>.text</code> ) and make current
<code>.size</code>	symbol, symbol	accepted for source compatibility
<code>.text</code>		emit <code>.text</code> section (if not present) and make current
<code>.data</code>		emit <code>.data</code> section (if not present) and make current
<code>.rodata</code>		emit <code>.rodata</code> section (if not present) and make current
<code>.string</code>	"string"	emit string
<code>.equ</code>	name, value	constant definition
<code>.word</code>	expression [, expression]*	32-bit comma separated words
<code>.balign</code>	b,[pad_val=0]	byte align
<code>.zero</code>	integer	zero bytes

### A.3.5 Assembler Relocation Functions

The following table lists assembler relocation expansions:

Assembler Notation	Description	Instruction / Macro
<code>%hi(symbol)</code>	Absolute (HI20)	<code>lui</code>
<code>%lo(symbol)</code>	Absolute (LO12)	<code>load, store, add</code>
<code>%pcrel_hi(symbol)</code>	PC-relative (HI20)	<code>auipc</code>
<code>%pcrel_lo(label)</code>	PC-relative (LO12)	<code>load, store, add</code>

### A.3.6 Instruction encoding

**Credit** This is a subset of the RISC-V greencard, by James Izhu, licence CC by SA, <https://github.com/jameslzhu/riscv-card>

#### Core Instruction Formats

31	27	26	25	24	20	19	15	14	12	11	7	6	0	
funct7		rs2		rs1		funct3		rd		opcode				R-type
imm[11:0]				rs1		funct3		rd		opcode				I-type
imm[11:5]			rs2		rs1		funct3		imm[4:0]		opcode			S-type
imm[12 10:5]			rs2		rs1		funct3		imm[4:1 11]		opcode			B-type
imm[31:12]								rd		opcode				U-type
imm[20 10:1 11 19:12]								rd		opcode				J-type

**RV32I Base Integer Instructions - CAP subset**

Inst	Name	FMT	Opcode	funct3	funct7	Description (C)	Note
add	ADD	R	0110011	0x0	0x00	$rd = rs1 + rs2$	
sub	SUB	R	0110011	0x0	0x20	$rd = rs1 - rs2$	
xor	XOR	R	0110011	0x4	0x00	$rd = rs1 \wedge rs2$	
or	OR	R	0110011	0x6	0x00	$rd = rs1 \vee rs2$	
and	AND	R	0110011	0x7	0x00	$rd = rs1 \& rs2$	
slt	Set Less Than	R	0110011	0x2		$rd = (rs1 < rs2)?1:0$	
sltu	Set Less Than (U)	R	0110011	0x3		$rd = (rs1 < rs2)?1:0$	zero-extends
addi	ADD Immediate	I	0010011	0x0	0x00	$rd = rs1 + imm$	
xori	XOR Immediate	I	0010011	0x4	0x00	$rd = rs1 \wedge imm$	
ori	OR Immediate	I	0010011	0x6	0x00	$rd = rs1 \vee imm$	
andi	AND Immediate	I	0010011	0x7	0x00	$rd = rs1 \& imm$	
lb	Load Byte	I	0000011	0x0		$rd = M[rs1+imm][0:7]$	
lw	Load Word	I	0000011	0x2		$rd = M[rs1+imm][0:31]$	
lbu	Load Byte (U)	I	0000011	0x4		$rd = M[rs1+imm][0:7]$	zero-extends
sb	Store Byte	S	0100011	0x0		$M[rs1+imm][0:7] = rs2[0:7]$	
sw	Store Word	S	0100011	0x2		$M[rs1+imm][0:31] = rs2[0:31]$	
beq	Branch ==	B	1100011	0x0		$if(rs1 == rs2) PC += imm$	
bne	Branch !=	B	1100011	0x1		$if(rs1 != rs2) PC += imm$	
blt	Branch <	B	1100011	0x4		$if(rs1 < rs2) PC += imm$	
bge	Branch ≥	B	1100011	0x5		$if(rs1 \geq rs2) PC += imm$	
bltu	Branch < (U)	B	1100011	0x6		$if(rs1 < rs2) PC += imm$	zero-extends
bgeu	Branch ≥ (U)	B	1100011	0x7		$if(rs1 \geq rs2) PC += imm$	zero-extends
jal	Jump And Link	J	1101111			$rd = PC+4; PC += imm$	
jalr	Jump And Link Reg	I	1100111	0x0		$rd = PC+4; PC = rs1 + imm$	
lui	Load Upper Imm	U	0110111			$rd = imm \ll 12$	
auipc	Add Upper Imm to PC	U	0010111			$rd = PC + (imm \ll 12)$	

## Pseudo Instructions

Pseudoinstruction	Base Instruction(s)	Meaning
la rd, symbol	auipc rd, symbol[31:12] addi rd, rd, symbol[11:0]	Load address
{lb lh lw ld} rd, symbol	auipc rd, symbol[31:12] {lb lh lw ld} rd, symbol[11:0](rd)	Load global
{sb sh sw sd} rd, symbol, rt	auipc rt, symbol[31:12] s{b h w d} rd, symbol[11:0](rt)	Store global
{flw fld} rd, symbol, rt	auipc rt, symbol[31:12] fl{w d} rd, symbol[11:0](rt)	Floating-point load global
{fsw fsd} rd, symbol, rt	auipc rt, symbol[31:12] fs{w d} rd, symbol[11:0](rt)	Floating-point store global
nop	addi x0, x0, 0	No operation
li rd, immediate	<i>Myriad sequences</i>	Load immediate
mv rd, rs	addi rd, rs, 0	Copy register
not rd, rs	xori rd, rs, -1	One's complement
neg rd, rs	sub rd, x0, rs	Two's complement
negw rd, rs	subw rd, x0, rs	Two's complement word
sext.w rd, rs	addiw rd, rs, 0	Sign extend word
seqz rd, rs	sltiu rd, rs, 1	Set if = zero
snez rd, rs	sltu rd, x0, rs	Set if ≠ zero
sltz rd, rs	slt rd, rs, x0	Set if < zero
sgtz rd, rs	slt rd, x0, rs	Set if > zero
fmv.s rd, rs	fsgnj.s rd, rs, rs	Copy single-precision register
fabs.s rd, rs	fsgnjx.s rd, rs, rs	Single-precision absolute value
fneg.s rd, rs	fsgnjn.s rd, rs, rs	Single-precision negate
fmv.d rd, rs	fsgnj.d rd, rs, rs	Copy double-precision register
fabs.d rd, rs	fsgnjx.d rd, rs, rs	Double-precision absolute value
fneg.d rd, rs	fsgnjd.d rd, rs, rs	Double-precision negate
beqz rs, offset	beq rs, x0, offset	Branch if = zero
bnez rs, offset	bne rs, x0, offset	Branch if ≠ zero
blez rs, offset	bge x0, rs, offset	Branch if ≤ zero
bgez rs, offset	bge rs, x0, offset	Branch if ≥ zero
bltz rs, offset	blt rs, x0, offset	Branch if < zero
bgtz rs, offset	blt x0, rs, offset	Branch if > zero
bgt rs, rt, offset	blt rt, rs, offset	Branch if >
ble rs, rt, offset	bge rt, rs, offset	Branch if ≤
bgtu rs, rt, offset	bltu rt, rs, offset	Branch if >, unsigned
bleu rs, rt, offset	bgeu rt, rs, offset	Branch if ≤, unsigned
j offset	jal x0, offset	Jump
jal offset	jal x1, offset	Jump and link
jr rs	jalr x0, rs, 0	Jump register
jalr rs	jalr x1, rs, 0	Jump and link register
ret	jalr x0, x1, 0	Return from subroutine
call offset	auipc x1, offset[31:12] jalr x1, x1, offset[11:0]	Call far-away subroutine
tail offset	auipc x6, offset[31:12] jalr x0, x6, offset[11:0]	Tail call far-away subroutine
fence	fence iorw, iorw	Fence on all memory and I/O

# Appendix B

## Code Generation Rules

c	<pre>dr &lt;-newTemp() code.add(InstructionLI(dr, c)) return dr</pre>
x	<pre>#get the place associated to x. regval&lt;-getTemp(x) return regval</pre>
$e_1+e_2$	<pre>t1 &lt;- GenCodeExpr(e_1) t2 &lt;- GenCodeExpr(e_2) dr &lt;- newTemp() code.add(InstructionADD(dr, t1, t2)) return dr</pre>
$e_1-e_2$	<pre>t1 &lt;- GenCodeExpr(e_1) t2 &lt;- GenCodeExpr(e_2) dr &lt;- newTemp() code.add(InstructionSUB(dr, t1, t2)) return dr</pre>
true	<pre>dr &lt;-newTemp() code.add(InstructionLI(dr, 1)) return dr</pre>
$e_1 < e_2$	<pre>dr &lt;- newTemp() t1 &lt;- GenCodeExpr(e1) t2 &lt;- GenCodeExpr(e2) endrel &lt;- newLabel() code.add(InstructionLI(dr, 0)) #if t1&gt;=t2 jump to endrel code.add(InstructionCondJUMP(endrel, t1, '&gt;=' , t2)) code.add(InstructionLI(dr, 1)) code.addLabel(endrel) return dr</pre>

Figure B.1: 3@ Code generation for numerical or Boolean expressions (t1 and t2 are already defined)

<code>x = e</code>	<pre> dr &lt;- GenCodeExpr(e) #a code to compute e has been generated find loc the location for var x code.add(instructionMV(loc,dr)) </pre>
<code>S1; S2</code>	<pre> #concat codes GenCodeSmt(S1) GenCodeSmt(S2) </pre>
<code>if b then S1 else S2</code>	<pre> lelse,lendif &lt;-newLabels() t1 &lt;- GenCodeExpr(b) #if the condition is false, jump to else code.add(InstructionCondJUMP(lelse, t1, "=", 0)) GenCodeSmt(S1) #then code.add(InstructionJUMP(lendif)) code.addLabel(lelse) GenCodeSmt(S2) #else code.addLabel(lendif) </pre>
<code>while(b){ S }</code>	<pre> ltest,lendwhile &lt;-newLabels() code.addLabel(ltest) t1 &lt;- GenCodeExpr(b) code.add(InstructionCondJUMP(lendwhile, t1, "=", 0)) GenCodeSmt(S) #execute S code.add(InstructionJUMP(ltest)) #and jump to the test code.addLabel(lendwhile) #else it is done. </pre>

Figure B.2: 3@ Code generation for Statements